

MOS Memory Data Book


1986

**Commercial and Military
Specifications**



**TEXAS
INSTRUMENTS**

General Information	1
Interchangeability Guide	2
Glossary/Timing Conventions/Data Sheet Structure	3
Dynamic RAMs	4
• Dynamic RAM Modules	5
EPROMs/PROMs	6
ROMs	7
Military Products	8
Applications Information	9
Logic Symbols	10
Mechanical Data	11
ESD Guidelines	12



MOS Memory Data Book

**Commercial and Military
Specifications**



**TEXAS
INSTRUMENTS**

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes in the devices or the device specifications identified in this publication without notice. TI advises its customers to obtain the latest version of device specifications to verify, before placing orders, that the information being relied upon by the customer is current.

TI warrants performance of its semiconductor products, including SNJ and SMJ devices, to current specifications in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems such testing necessary to support this warranty. Unless mandated by government requirements, specific testing of all parameters of each device is not necessarily performed.

In the absence of written agreement to the contrary, TI assumes no liability for TI applications assistance, customer's product design, or infringement of patents or copyrights of third parties by or arising from use of semiconductor devices described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor device might be or are used.

Specifications contained in this data book supersede all data for these products published by TI in the United States before November 1985.

INTRODUCTION

The 1986 MOS Memory Data Book from Texas Instruments includes complete detailed specifications on the expanding MOS Memory product line including Dynamic Random-Access Memories (DRAMs), Single-In-Line Package DRAM Memory Modules (SIPs), Erasable Programmable Read-Only Memories (EPROMs), MOS one-time Programmable Read-Only Memories (PROMs), and Read-Only Memories (ROMs) for the United States market. Also provided are military specifications for the DRAM product line. This is TI's first MOS Memory data book to include specifications for complementary MOS (CMOS) memory devices (which now span all MOS Memory product lines). Surface-mount packaging is now available on all 64K, 256K and 1 MEG DRAMs and CMOS ROMs. Another packaging option for DRAMs is the SIP which can increase memory density by over 3.5 times that of dual-in-line packages.

This data book is divided into 12 sections. Section 1, General Information, includes the table of contents, an alphanumeric index for quickly finding device numbers, plus a device selection guide and a product reference guide for quick overview of the broad TI MOS Memory product line. Page numbers are included on the product reference guide for easy access to the detailed specifications. In Section 2, the Interchangeability Guide lists alternate vendor part numbering examples in addition to alternate sources to TI devices (based on published data). Product specifications for 71 devices can be found in Sections 4 through 8.

Recently published design considerations, product applications, and technical articles can be found in Section 9. Also included is a section (Section 12) on guidelines for handling ESD sensitive devices, since all MOS Memory devices are ESD sensitive.

The data sheets within each section are in alphanumeric order; Product Preview information is included at the end of the section. Data Sheets listed with a "TMX" prefix and Product Preview disclaimer include target specifications for products that are currently under development at TI. The inclusion of these specifications does not imply that these products are or will be in production, or will meet these parameters.

Additional and/or updated information on these products is available from:

Texas Instruments
Literature Response Center
P.O. Box 809066
Dallas, Texas 75380-9066

For ordering information or further assistance, please contact your nearest Texas Instruments Sales Office or authorized distributor as listed in the back of this book.

General Information	1
Interchangeability Guide	2
Glossary/Timing Conventions/Data Sheet Structure	3
Dynamic RAMs	4
Dynamic RAM Modules	5
EPROMs/PROMs	6
ROMs	7
Military Products	8
Applications Information	9
Logic Symbols	10
Mechanical Data	11
ESD Guidelines	12

CONTENTS

GENERAL INFORMATION

Alphanumeric Index to Data Sheets	1-7
Reference and Selection Guides	1-8
DRAMs, EPROMs, ROMs, PROMs Reference Guide	1-8
Dynamic RAM Module Reference Guide	1-9
DRAM Selection Guide	1-10
Dynamic RAM Module Selection Guide	1-11
EPROM Selection Guide	1-13
PROM Selection Guide	1-14
ROM Selection Guide	1-15

INTERCHANGEABILITY GUIDE

Part I — Alternate Vendor Part Numbering (Examples)	2-3
Part II — Alternate Sources	2-9
Dynamic RAMs	2-9
EPROMs	2-10
ROMs	2-12

GLOSSARY/TIMING CONVENTIONS/DATA SHEET STRUCTURE

Part I — General Concepts and Types of Memories	3-3
Part II — Operating Conditions and Characteristics (Including Letter Symbols)	3-5
Part III — Timing Diagrams Conventions	3-10
Part IV — Basic Data Sheet Structure	3-10

DYNAMIC RAMs

TMS4116	16,384-bit	(16K × 1)	4-3
TMS4161	65,536-bit	(64K × 1) Multiport Video RAM	4-17
TMS4164	65,536-bit	(64K × 1)	4-41
TMS41128B	131,072-bit	(128K × 1)	4-61
TMS4256	262,144-bit	(256K × 1) Page Mode	4-75
TMS4257	262,144-bit	(256K × 1) Nibble Mode	4-75
TMS4416	65,536-bit	(16K × 4)	4-99
TMS4464	262,144-bit	(64K × 4)	4-117
TMX4461	262,144-bit	(64K × 4) Multiport Video RAM	4-135
TMX44C256	1,048,576-bit	(256K × 4)	4-137
TMX44C257	1,048,576-bit	(256K × 4)	4-137
TMX44C259	1,048,576-bit	(256K × 4)	4-137
TMX4C1024	1,048,576-bit	(1024K × 1)	4-139
TMX4C1025	1,048,576-bit	(1024K × 1)	4-139
TMX4C1026	1,048,576-bit	(1024K × 1)	4-139
TMX4C1027	1,048,576-bit	(1024K × 1)	4-139
TMX4C1029	1,048,576-bit	(1024K × 1)	4-139

DYNAMIC RAM MODULES

TM4161EP5	327,680-bit	(64K × 5) Multiport Video RAM	5-3
TM4161EV4	262,144-bit	(64K × 4) Multiport Video RAM	5-25
TM4161GW4	262,144-bit	(64K × 4) Multiport Video RAM	5-47
TM4161GY4	262,144-bit	(64K × 4) Multiport Video RAM	5-47
TM4164EC4	262,144-bit	(64K × 4)	5-51
TM4164EL9	589,824-bit	(64K × 9)	5-67
TM4164FM9	589,824-bit	(64K × 9)	5-67
TM4164EQ5	327,680-bit	(64K × 5)	5-81
TM4164FL8	524,288-bit	(64K × 8)	5-99
TM4164FM8	524,288-bit	(64K × 8)	5-99

CONTENTS (CONTINUED)

TM4256EC4	1,048,576-bit	(256K × 4)	5-113
TM4257EC4	1,048,576-bit	(256K × 4)	5-113
TM4256EL9	2,359,296-bit	(256K × 9)	5-137
TM4256GU9	2,359,296-bit	(256K × 9)	5-137
TM4257EL9	2,359,296-bit	(256K × 9)	5-137
TM4257GU9	2,359,296-bit	(256K × 9)	5-137
TM4256EQ5	1,310,720-bit	(256K × 5)	5-157
TM4257EQ5	1,310,720-bit	(256K × 5)	5-157
TM4256FC1	1,048,576-bit	(1024K × 1)	5-181
TM4257FC1	1,048,576-bit	(1024K × 1)	5-181
TM4256FL8	2,097,152-bit	(256K × 8)	5-205
TM4256GU8	2,097,152-bit	(256K × 8)	5-205
TM4257FL8	2,097,152-bit	(256K × 8)	5-205
TM4257GU8	2,097,152-bit	(256K × 8)	5-205
TM4256GP8	2,097,152-bit	(256K × 8)	5-225
TM4256GV8	2,097,152-bit	(256K × 8)	5-225
TM4256GP9	2,359,296-bit	(256K × 9)	5-229
TM4256GV9	2,359,296-bit	(256K × 9)	5-229
TM4256HE4	2,097,152-bit	(512K × 4)	5-233
TM4416KU8	131,072-bit	(16K × 8)	5-237
TM4464LU8	524,288-bit	(64K × 8)	5-247
EPROMs/PROMs			
TMS2732A	32,768-bit	(4K × 8)	6-3
TMS2764	65,536-bit	(8K × 8)	6-11
Erasable Programmable Read-Only Memory Enhanced Performance EPROMs - PEP4			6-19
TMS27C64	65,536-bit	(8K × 8)	6-21
TMS27C128	131,072-bit	(16K × 8)	6-29
TMS27C256	262,144-bit	(32K × 8)	6-37
TMX27C512	524,288-bit	(64K × 8)	6-45
TMS27P32A	32,768-bit	(4K × 8)	6-47
TMS27P64	65,536-bit	(8K × 8)	6-53
TMX27PC128	131,072-bit	(16K × 8)	6-61
TMX27PC256	262,144-bit	(32K × 8)	6-63
ROMs			
TMS2332	32,768-bit	(4K × 8)	7-3
TMS2364	65,536-bit	(8K × 8)	7-9
TMS4732	32,768-bit	(4K × 8)	7-15
TMS4764	65,536-bit	(8K × 8)	7-21
TMS47128	131,072-bit	(16K × 8)	7-27
TMS47256	262,144-bit	(32K × 8)	7-33
TMS47C256	262,144-bit	(32K × 8)	7-39
TMS47C512	524,288-bit	(64K × 8)	7-45
TMS47C1024	1,048,576-bit	(128K × 8)	7-51
MILITARY PRODUCTS			
SMJ4161	65,536-bit	(64K × 1) Multiport Video RAM	8-3
SMJ4164	65,536-bit	(64K × 1)	8-29
SMJ4256	262,144-bit	(256K × 1)	8-47
SMJ4416	65,536-bit	(16K × 4)	8-63

CONTENTS (CONCLUDED)

APPLICATIONS INFORMATION

Design Considerations	9-3
TMS4164A and TMS4416 Input Diode Protection	9-5
TMS4164 and TMS4416 Interlock Clock	9-9
Introduction to Surface Mounting	9-13
64K-256K Plastic-Leaded Chip Carrier Compatibility	9-23
High-Performance Memory Access with the TMS4161	9-27
Dual-Port Memory with High-Speed Serial Access	9-31
Topological Structure of the TMS4161 Multiport Video RAM	9-39
An Introduction to the TMS4256 and TMS4257	9-45
TMS4256/TMS4257 Topology	9-55
TMS4464 Topology	9-61
Latchup Immunity of the HVCMOS EPROM Family	9-69
Product Applications	9-71
TTL Drivers for the TMS4416-15	9-73
TM4164EC4 Provides High-Density Memory Array	9-79
Article Reprints	9-87
Joining Text and Graphics Enhances Video Performance	9-89
A 256K DRAM Organized for Applications Solutions	9-97

LOGIC SYMBOLS

Explanation of IEEE/IEC Logic Symbols for Memories	10-3
--	------

MECHANICAL DATA	11-3
------------------------------	------

ESD GUIDELINES	12-3
-----------------------------	------

ALPHANUMERIC INDEX

1

General Information

SMJ4161	8-3	TMS2364	7-9
SMJ4164	8-29	TMS2732A	6-3
SMJ4256	8-47	TMS27P32A	6-47
SMJ4416	8-63	TMS2764	6-11
TM4161EP5	5-3	TMS27C64	6-21
TM4161EV4	5-25	TMS27P64	6-53
TM4161GW4	5-47	TMS27C128	6-29
TM4161GY4	5-47	TMS27C256	6-37
TM4164EC4	5-51	TMS4116	4-3
TM4164EL9	5-67	TMS4161	4-17
TM4164EQ5	5-81	TMS4164	4-41
TM4164FL8	5-99	TMS4256	4-75
TM4164FM8	5-99	TMS4257	4-75
TM4164FM9	5-67	TMS4416	4-99
TM4256EC4	5-113	TMS4464	4-117
TM4256EL9	5-137	TMS4732	7-15
TM4256EQ5	5-157	TMS4764	7-21
TM4256FC1	5-181	TMS41128B	4-61
TM4256FL8	5-205	TMS47128	7-27
TM4256GP8	5-225	TMS47256	7-33
TM4256GP9	5-229	TMS47C256	7-39
TM4256GU8	5-205	TMS47C512	7-45
TM4256GU9	5-137	TMS47C1024	7-51
TM4256GV8	5-225	TMX4461	4-135
TM4256GV9	5-229	TMX27PC128	6-61
TM4256HE4	5-233	TMX27PC256	6-63
TM4257EC4	5-113	TMX27C512	6-45
TM4257EL9	5-137	TMX4C1024	4-139
TM4257EQ5	5-157	TMX4C1025	4-139
TM4257FC1	5-181	TMX4C1026	4-139
TM4257FL8	5-205	TMX4C1027	4-139
TM4257GU8	5-205	TMX4C1029	4-139
TM4257GU9	5-137	TMX44C256	4-137
TM4416KU8	5-237	TMX44C257	4-137
TM4464LU8	5-247	TMX44C259	4-137
TMS2332	7-3		



DRAMs, EPROMs, PROMs, ROMs REFERENCE GUIDE

1
General Information

WORDS	BITS PER WORD		
	1	4	8
1K			
2K			
4K			EPROM TMS2732A PROM TMS27P32A ROMs TMS2332 TMS4732 (32K)
8K			EPROMs TMS2764 TMS27C64 PROM TMS27P64 ROMs TMS2364 TMS4764 (64K)
16K	DRAM TMS4116 (16K)	DRAMs TMS4416 SMJ4416 (64K)	EPROM TMS27C128 PROM TMX27PC128 ROM TMS47128 (128K)
32K			EPROM TMS27C256 PROM TMX27PC256 ROMs TMS47256 TMS47C256 (256K)
64K	DRAMs TMS4161 TMS4164 SMJ4161 SMJ4164 (64K)	DRAMs TMS4464 TMX4461 (256K)	EPROM TMX27C512 ROM TMS47C512 (512K)
128K	DRAM TMS41128B (128K)		
256K	DRAMs TMS4256 TMS4257 SMJ4256 SMJ4257 (256K)	DRAMs TMX44C256 TMX44C257 TMX44C259 (1024K)	ROM TMS47C1024 (1024K)
1024K	DRAMs TMX4C1024 TMX4C1025 TMX4C1026 TMX4C1027 TMX4C1029 (1024K)		

Numbers in parentheses indicate overall complexity.

DYNAMIC RAM MODULE REFERENCE GUIDE

1

General Information

WORDS	BITS PER WORD				
	1	4	5	8	9
16K				TM4416KUB	
64K		(256K) TM4164EC4	(320K) TM4164EQ5	(512K) TM4164FL8 TM4164FM8 TM4464LU8	(576K) TM4164EL9 TM4164FM9
64K Multiport Video RAM		(256K) TM4161EV4 TM4161GW4 TM4161GY4	(320K) TM4161EP5		
256K		(1024K) TM4256EC4 TM4257EC4	(1280K) TM4256EQ5 TM4257EQ5	(2048K) TM4256FL8 TM4257FL8 TM4256GU8 TM4257GU8 TM4256GP8 TM4256GV8	(2304K) TM4256EL9 TM4257EL9 TM4256GU9 TM4257GU9 TM4256GP8 TM4256GV9
512K		(2048K) TM4256HE4			
1 Meg	(1024K) TM4256FC1 TM4257FC1				

SELECTION GUIDE

DRAM SELECTION GUIDE

Density	Device Number	Organization	Access Time Max (ns) t _a (R)	Cycle Time Min (ns)	Power Supplies (V)	Power Dissipation Max (mW)		Pins	Package [†]	Page
						Active	Standby			
16K	TMS4116-15	16K X 1	150	375	± 5, 12	462	20	16	N	4-3
	TMS4116-20		200	375						
	TMS4116-25		250	410						
64K	TMS4164-12	64 X 1	120	230	5	264	28	16	N, FP	4-41
	TMS4164-15		150	260		248	28			
	TMS4164-20		200	330		204	28			
64K	TMS4416-12	16K X 4	120	230	5	297	28	18	N, FP	4-99
	TMS4416-15		150	260		264	28			
	TMS4416-20		200	330		231	28			
64K	TMS4161-15	64K X 1, Multiport Video RAM	150	240	5	523	110	20	N, FM	4-17
	TMS4161-20		200	315	5	495	110	20	N, FM	
256K	TMS4256-12	256K X 1, Page Mode	120	230	5	413	25	16	N, FM	4-75
	TMS4256-15		150	260		358	25			
	TMS4256-20		200	330		275	25			
256K	TMS4257-12	256K X 1, Nibble Mode	120	230	5	413	25	16	N, FM	4-75
	TMS4257-15		150	260		358	25			
	TMS4257-20		200	330		275	25			
256K	TMS4464-12	64K X 4	120	230	5	440	28	18	N, FM	4-117
	TMS4464-15		150	260		385	28			
	TMS4464-20		200	330		330	28			
256K	TMX4461-12 [‡]	64K X 4, Multiport Video RAM	120	230	5	TBD	TBD	24	N	4-135
	TMX4461-15 [‡]		150	260		TBD	TBD			
1 MEG	TMX4C102_-10 [‡]	1M X 1	100	200	5	TBD	TBD	18	N, DJ	4-139
	TMX4C102_-12 [‡]		120	230		TBD	TBD			
	TMX4C102_-15 [‡]		150	260		TBD	TBD			
1 MEG	TMX44C25_-10 [‡]	256K X 4	100	200	5	TBD	TBD	20	N, DJ	4-137
	TMX44C25_-12 [‡]		120	230		TBD	TBD			
	TMX44C25_-15 [‡]		150	260		TBD	TBD			

- [†]N = Plastic DIP
- FP = Plastic Chip Carrier
- FM = Plastic Chip, Carrier
- DJ = Plastic SOJ Package

[‡]Preliminary Target Specifications for product under development by TI.

DYNAMIC RAM MODULE SELECTION GUIDE

Density	Device Number	Organization	Access Time Max (ns)	Cycle Time Min (ns)	Power Supply (V)	Power Dissipation Max (mW)		Pins	Package	Page
						Active	Standby			
128K	TM4416KU8-12	16K X 8	120	230	5	594	55	30	Socketable	5-237
	TM4416KU8-15		150	260		528	55			
256K	TM4164EC4-12	64K X 4	120	230	5	1056	112	22	Leaded	5-51
	TM4164EC4-15		150	260		992	112			
	TM4164EC4-20		200	330		816	112			
256K	TM4161EV4-15	64K X 4, Multiport Video RAM	150	240	5	2092	440	31	Leaded	5-25
	TM4161EV4-20		200	315		1980	440			
256K	TM4161GW4-15	64K X 4, Multiport Video RAM	150	240	5	2092	440	30	Socketable	5-47
	TM4161GW4-20		200	315		1980	440			
256K	TM4161GY4-15	64K X 4, Multiport Video RAM	150	240	5	2092	440	30	Leaded	5-47
	TM4161GY4-20		200	315		1980	440			
320K	TM4161EP5-15	64K X 5, Multiport Video RAM	150	240	5	2615	550	35	Leaded	5-3
	TM4161EP5-20		200	315		2475	550			
320K	TM4164EQ5-12	64K X 5	120	230	5	1320	140	24	Leaded	5-81
	TM4164EQ5-15		150	260		1240	140			
	TM4164EQ5-20		200	330		1020	140			
512K	TM4164FL8-12	64K X 8	120	230	5	2112	224	30	Leaded	5-99
	TM4164FL8-15		150	260		1984	224			
	TM4164FL8-20		200	330		1632	224			
512K	TM4164FM8-12	64K X 8	120	230	5	2112	224	30	Socketable	5-99
	TM4164FM8-15		150	260		1984	224			
	TM4164FM8-20		200	330		1632	224			
512K	TM4464LUB-12	64K X 8	120	230	5	880	55	30	Socketable	5-247
	TM4464LUB-15		150	260		770	55			
576K	TM4164EL9-12	64K X 9	120	230	5	2376	252	30	Leaded	5-67
	TM4164EL9-15		150	260		2232	252			
	TM4164EL9-20		200	330		1836	252			
576K	TM4164FM9-12	64K X 9	120	230	5	2376	252	30	Socketable	5-67
	TM4164FM9-15		150	260		2232	252			
	TM4164FM9-20		200	330		1836	252			
1024K	TM4256FC1-12†	1M X 1	120	230	5	429	99	22	Leaded	5-181
	TM4256FC1-15†		150	260		374	99			
	TM4256FC1-20†		200	330		319	99			
1024K	TM4256EC4-12†	256K X 4	120	230	5	1716	99	22	Leaded	5-111
	TM4256EC4-15†		150	260		1496	99			
	TM4256EC4-20†		200	330		1276	99			

Continued next page.

† All 256K DRAM SIPs available with page-mode access (TM4256_...) or nibble-mode access (TM4257_...).

SELECTION GUIDE

DYNAMIC RAM MODULE SELECTION GUIDE (CONCLUDED)

Density	Device Number	Organization	Access Time Max (ns)	Cycle Time Min (ns)	Power Supply (V)	Power Dissipation Max (mW)		Pins	Package	Page
						Active	Standby			
1280K	TM4256EQ5-12†	256K X 5	120	230	5	2145	124	22	Leaded	5-157
	TM4256EQ5-15†		150	260		1870	124			
	TM4256EQ5-20†		200	330		1595	124			
2048K	TM4256FL8-12†	256K X 8	120	230	5	3432	201	30	Leaded	5-205
	TM4256FL8-15†		150	260		2992	201			
	TM4256FL8-20†		200	330		2552	201			
2048K	TM4256GU8-12†	256K X 8	120	230	5	3432	201	30	Socketable	5-205
	TM4256GU8-15†		150	260		2992	201			
	TM4256GU8-20†		200	330		2552	201			
2048K	TM4256GP8-12†	256K X 8	120	230	5	3432	201	30	Low Profile, Socketable with Presence Detect	5-225
	TM4256GP8-15†		150	260		2992	201			
	TM4256GP8-20†		200	330		2552	201			
2048K	TM4256GV8-12†	256K X 8	120	230	5	3432	201	30	Low Profile, Leaded with Presence Detect	5-225
	TM4256GV8-15†		150	260		2992	201			
	TM4256GV8-20†		200	330		2552	201			
2048K	TM4256HE4-12†	512K X 4	120	230	5	1716	99	24	Leaded	5-233
	TM4256HE4-15†		150	260		1496	99			
	TM4256HE4-20†		200	330		1276	99			
2304K	TM4256EL9-12†	256K X 9	120	230	5	3861	226	30	Leaded	5-137
	TM4256EL9-15†		150	260		3366	226			
	TM4256EL9-20†		200	330		2871	226			
2304K	TM4256GU9-12†	256K X 9	120	230	5	3861	226	30	Socketable with Presence Detect	5-137
	TM4256GU9-15†		150	260		3366	226			
	TM4256GU9-20†		200	330		2871	226			
2304K	TM4256GP9-12†	256K X 9	120	230	5	3861	226	30	Low Profile, Socketable with Presence Detect	5-229
	TM4256GP9-15†		150	260		3366	226			
	TM4256GP9-20†		200	330		2871	226			
2304K	TM4256GV9-12†	256K X 9	120	230	5	3861	226	30	Low Profile, Leaded with Presence Detect	5-229
	TM4256GV9-15†		150	260		3366	226			
	TM4256GV9-20†		200	330		2871	226			

† All 256K DRAM SIPs available with page-mode access (TM4256____) or nibble-mode access (TM4257____).

EPROM SELECTION GUIDE

Density	Device Number	Organization	Process	Access Time Max (ns)	Cycle Time Min (ns)	Power Supply/ Tolerance (V)	Power Dissipation Max (mW)		Pins	Package†	Page
							Active	Standby			
32K	TMS2732A-17	4K X 8	NMOS	170	170	5 ± 5%	657	158	24	J	6-3
	TMS2732A-20			200	200						
	TMS2732A-25			250	250						
	TMS2732A-45			450	450						
64K	TMS2764-17	8K X 8	NMOS	170	170	5 ± 5%	788	184	28	J	6-11
	TMS2764-20			200	200						
	TMS2764-25			250	250						
	TMS2764-45			450	450						
64K	TMS27C64-1‡	8K X 8	CMOS	150	150	5 ± 5%	210	1.4	28	J	6-21
	TMS27C64-15‡			150	150	5 ± 10%	220				
	TMS27C64-2‡			200	200	5 ± 5%	210				
	TMS27C64-20‡			200	200	5 ± 10%	220				
	TMS27C64‡			250	250	5 ± 5%	210				
	TMS27C64-25‡			250	250	5 ± 10%	220				
	TMS27C64-3‡			300	300	5 ± 5%	210				
	TMS27C64-30‡			300	300	5 ± 10%	220				
	TMS27C64-4‡			450	450	5 ± 5%	210				
TMS27C64-45‡	450	450	5 ± 10%	220							
128K	TMS27C128-1	16K X 8	CMOS	150	150	5 ± 5%	210	1.4	28	J	6-29
	TMS27C128-15			150	150	5 ± 10%	220				
	TMS27C128-2			200	200	5 ± 5%	210				
	TMS27C128-20			200	200	5 ± 10%	220				
	TMS27C128			250	250	5 ± 5%	210				
	TMS27C128-25			250	250	5 ± 10%	220				
	TMS27C128-3			300	300	5 ± 5%	210				
	TMS27C128-30			300	300	5 ± 10%	220				
	TMS27C128-4			450	450	5 ± 5%	210				
TMS27C128-45	450	450	5 ± 10%	220							
256K	TMS27C256-1	32K X 8	CMOS	170	170	5 ± 5%	210	1.4	28	J	6-37
	TMS27C256-17			170	170	5 ± 10%	220				
	TMS27C256-2			200	200	5 ± 5%	210				
	TMS27C256-20			200	200	5 ± 10%	220				
	TMS27C256			250	250	5 ± 5%	210				
	TMS27C256-25			250	250	5 ± 10%	220				
	TMS27C256-3			300	300	5 ± 5%	210				
	TMS27C256-30			300	300	5 ± 10%	220				
	TMS27C256-4			450	450	5 ± 5%	210				
TMS27C256-45	450	450	5 ± 10%	220							

Continued next page.

†J = Ceramic DIP

‡Advance information for product under development by TI.

SELECTION GUIDE

1

General Information

EPROM SELECTION GUIDE (CONCLUDED)

Density	Device Number	Organization	Process	Access Time Max (ns)	Cycle Time Min (ns)	Power Supply/ Tolerance (V)	Power Dissipation Max (mW)		Pins	Package†	Page
							Active	Standby			
512K	TMX27C512-2‡	64K X 8	CMOS	200	200	5 ± 5%	263	1.4	28	J	6-45
	TMX27C512-20‡			200	200	5 ± 10%	275				
	TMX27C512‡			250	250	5 ± 5%	263				
	TMX27C512-25‡			250	250	5 ± 10%	275				
	TMX27C512-3‡			300	300	5 ± 5%	263				
	TMX27C512-30‡			300	300	5 ± 10%	275				
	TMX27C512-4‡			450	450	5 ± 5%	263				
	TMX27C512-45‡			450	450	5 ± 10%	275				

†J = Ceramic DIP

‡ Preliminary Target Specifications for product under development by TI.

PROM (OTP) SELECTION GUIDE

Density	Device Number	Organization	Process	Access Time Max (ns)	Cycle Time Min (ns)	Power Supply/ Tolerance (V)	Power Dissipation Max (mW)		Pins	Package†	Page
							Active	Standby			
32K	TMS27P32A-25	4K X 8	NMOS	250	250	5 ± 5%	657	158	24	N	6-47
	TMS27P32A-30			300	300						
	TMS27P32A-45			450	450						
64K	TMS27P64-25	8K X 8	NMOS	250	250	5 ± 5%	788	184	28	N	6-53
	TMS27P64-30			300	300						
	TMS27P64-45			450	450						
128K	TMX27PC128-2‡	16K X 8	CMOS	200	200	5 ± 5%	210	1.4	28	N	6-61
	TMX27PC128-20‡			200	200	5 ± 10%	220				
	TMX27PC128‡			250	250	5 ± 5%	210				
	TMX27PC128-25‡			250	250	5 ± 10%	220				
	TMX27PC128-3‡			300	300	5 ± 5%	210				
	TMX27PC128-30‡			300	300	5 ± 10%	220				
	TMX27PC128-4‡			450	450	5 ± 5%	210				
TMX27PC128-45‡	450	450	5 ± 10%	220							
256K	TMX27PC256-2‡	32K X 8	CMOS	200	200	5 ± 5%	210	1.4	28	N	6-63
	TMX27PC256-20‡			200	200	5 ± 10%	220				
	TMX27PC256‡			250	250	5 ± 5%	210				
	TMX27PC256-25‡			250	250	5 ± 10%	220				
	TMX27PC256-3‡			300	300	5 ± 5%	210				
	TMX27PC256-30‡			300	300	5 ± 10%	220				
	TMX27PC256-4‡			450	450	5 ± 5%	210				
TMX27PC256-45‡	450	450	5 ± 10%	220							

†N = Plastic DIP

‡ Preliminary Target Specifications for products under development by TI.

ROM SELECTION GUIDE

Density	Device Number	Organization	Process	Access Time Max (ns)	Cycle Time Min (ns)	Power Supply (V)	Power Dissipation Max (mW)		Pins	Package [†]	Page
							Active	Standby			
32K	TMS2332-15	4K X 8	NMOS	150	150	5	330	83	24	N	7-3
	TMS2332-20			200	200						
	TMS2332-25			250	250						
32K	TMS4732-15	4K X 8	NMOS	150	150	5	330	83	24	N	7-15
	TMS4732-20			200	200						
	TMS4732-25			250	250						
64K, JEDEC Approved Pinout	TMS2364-15	8K X 8	NMOS	150	150	5	330	83	28	N	7-9
	TMS2364-20			200	200						
	TMS2364-25			250	250						
64K	TMS4764-15	8K X 8	NMOS	150	150	5	330	83	24	N	7-21
	TMS4764-20			200	200						
	TMS4764-25			250	250						
128K	TMS47128-20	16K X 8	NMOS	200	200	5	330	83	28	N	7-27
	TMS47128-25			250	250						
	TMS47128-35			350	350						
256K	TMS47256-20	32K X 8	NMOS	200	200	5	330	83	28, 32	N, FM	7-33
	TMS47256-25			250	250						
	TMS47256-35			350	350						
256K	TMS47C256-15 [‡]	32K X 8	CMOS	150	150	5	220	3	28, 32	N, FM	7-39
	TMS47C256-20 [‡]			200	200						
	TMS47C256-25 [‡]			250	250						
512K	TMS47C512-20 [‡]	64K X 8	CMOS	200	200	5	TBD	TBD	28, 32	N, FM	7-45
	TMS47C512-25 [‡]			250	250						
	TMS47C512-30 [‡]			300	300						
1024K	TMS47C1024-20 [‡]	128K X 8	CMOS	200	200	5	TBD	TBD	28, 32	N, FM	7-51
	TMS47C1024-25 [‡]			250	250						
	TMS47C1024-30 [‡]			300	300						

[†]N = Plastic DIP


FM = Plastic Chip Carrier

[‡]Advance Information for products under development by TI.

General Information	1
Interchangeability Guide	2
Glossary/Timing Conventions/Data Sheet Structure	3
Dynamic RAMs	4
Dynamic RAM Modules	5
EPROMs/PROMs	6
ROMs	7
Military Products	8
Applications Information	9
Logic Symbols	10
Mechanical Data	11
ESD Guidelines	12

**PART I – ALTERNATE VENDOR PART NUMBERING (EXAMPLES)
BASED ON AVAILABLE PUBLISHED DATA**

TEXAS INSTRUMENTS (TI)




TMS Commercial MOS
SMJ Military MOS
TMX Pre-production MOS

Max Access
- 4 45 ns -20 200 ns
- 5 55 ns -25 250 ns
- 7 70 ns -30 300 ns
-10 100 ns -35 350 ns
-12 120 ns -45 450 ns
-15 150 ns

DJ Plastic SOJ
FE Ceramic Chip Carrier
FG Ceramic Chip Carrier
FM Plastic Chip Carrier
FP Plastic Chip Carrier
J Cerpak/Cerdip
JD Side Braze
N Plastic DIP
E -40°C to 85°C
L 0°C to 70°C
M -55°C to 125°C
S -55°C to 100°C


ADVANCED MICRO DEVICES (AMD)



90 DRAM
91 MOS RAM
92 MOS
27 EPROM

Max Access
-2 200 ns -10 100 ns
-3 300 ns -15 150 ns
-4 450 ns -20 200 ns

AMERICAN MICROSYSTEMS, INC. (AMI)




INTERCHANGEABILITY GUIDE

2

Interchangeability Guide

FAIRCHILD




Max Access

- 1 120 ns
- 2 150 ns
- 3 200 ns
- 4 250 ns

†May be omitted.

‡Inclusion of an "L" indicates low-power version.

FUJITSU




Max Access

- 10 100 ns
- 12 120 ns
- 15 150 ns

MB Fujitsu

MBM Industry Standard Prefix

HITACHI




Max Access

- 1 Fastest -15 150 ns
- 2 -20 200 ns
- 3 -25 250 ns
- 4 Slowest -30 300 ns
- 12 120 ns -45 450 ns


HM RAM
HN ROM

P Plastic


INMOS



INTEL



MOSTEK




INTERCHANGEABILITY GUIDE

2

Interchangeability Guide


MOTOROLA



	Max Access	
P Plastic	-10 100 ns	-25 250 ns
	-12 120 ns	-30 300 ns
	-15 150 ns	-45 450 ns
	-20 200 ns	


†Inclusion of an "L" indicates low power version.

NATIONAL SEMICONDUCTOR



Max Access	
-12	120 ns
-15	150 ns
-20	200 ns


NEC




Max Access		
-10	100 ns	-20 200 ns
-12	120 ns	-25 250 ns
-15	150 ns	-30 300 ns

C Plastic DIP
D Ceramic DIP

OKI SEMICONDUCTOR (OKI)




SYNERTEK



*Inclusion of an alpha character indicates a device modification.

TOSHIBA




INTERCHANGEABILITY GUIDE

VLSI TECHNOLOGY

2

Interchangeability Guide



INTERCHANGEABILITY GUIDE

PART II — ALTERNATE SOURCES†

DYNAMIC RAMS

ORGANIZATION	VENDOR		PART NUMBER
	TI	ALTERNATE SOURCES	
16K X 1 (3 Supply)	TI	AMD ITT Mostek Motorola National NEC Toshiba	TMS4116 AM9016F ITT4116 MK4116 MCM4116B MM5290 μPD416 TMM416
64K X 1 (5 V)	TI	AMD Fairchild Fujitsu Hitachi Inmos Intel Matsushita Micron Tech. Mitsubishi Mostek Motorola National NEC Oki Siemens Toshiba TRISTAR	TMS4164‡ AM9064 F64K MB8264A/MB8265A HM4864/HM4864A IMS2600‡ 2164A MN4164 MT4264‡ M5K4164 MK4564 MCM6665A NMC4164‡ μPD4164 MSM3764 HYB4164 TMM4164 KM4164A
64 K X 1 Multiport Video RAM (5 V)	TI	AT&T	TMS4161 M51064PX
16K X 4 (5 V)	TI	Fujitsu Hitachi Inmos Mitsubishi	TMS4416 MB81416 HM48416A IMS2620 M5M4416

Continued next page.

†Based on available published data. (Official alternate sourcing agreements not necessarily implied.) All devices listed operate over the 0°C to 70°C temperature range.

‡These devices have a 256 cycle, 4 ms refresh scheme. All others refresh in 2 ms.

INTERCHANGEABILITY GUIDE

2

Interchangeability Guide

DYNAMIC RAMS (CONCLUDED)

ORGANIZATION	VENDOR		PART NUMBER
	TI	ALTERNATE SOURCES	
256K X 1	TI	Fujitsu Hitachi Micron Tech. Mitsubishi Motorola NEC Oki Toshiba Western Electric	TMS4256/TMS4257 MB81257/MB81256 HM50256/HM50257 MT1256 M5M4256 MCM6256 μPD41256/μPD41257 MSM37256 TMM41256 WCM41256
	TI	Hitachi Micron Tech. NEC	TMS4464 HM50464/HM50465 MT4064 μPD41256

EPROMS

ORGANIZATION	VENDOR		PART NUMBER
	TI	ALTERNATE SOURCES	
4K X 8 (5 V)	TI	AMD Fujitsu Hitachi Intel Mitsubishi NEC Oki Toshiba	TMS2732A Am2732 MBM2732A HN462732 2732A M5L2732 μPD2732 MSM2732 TMM2732
	TI	AMD Fairchild Fujitsu Hitachi Intel Mitsubishi NEC Oki Seeq Toshiba	TMS2764 Am2764 2764 MBM2764 HN482764 2764 M5L2764 μPD2764 MSM2764A 2764 TMM2764
8K X 8 (5 V)	TI	AMD Fujitsu Hitachi Intel Mitsubishi NEC Oki Toshiba	TMS27C64 Am27C64 MBM27C64 HN27C64 27C64 μPD27C64

Continued next page.

INTERCHANGEABILITY GUIDE

EPROMS (CONCLUDED)

ORGANIZATION	VENDOR		PART NUMBER
	TI	ALTERNATE SOURCES	
16K X 8 (5 V)	TI	AMD	TMS27C128
		Fujitsu	Am27128A
		Hitachi	MBM27128
		Intel	HN4827128
		Mitsubishi	27128
		NEC	M5L27128
		Okī	μPD27128
		Seeq	MSM27128A
		Toshiba	27128
		Toshiba	TMM27128
32K X 8 (5 V)	TI	AMD	TMS27C256
		Fujitsu	Am27256
		Hitachi	MBM27256
		Intel	HN27256
		National	27256/27C256
		NEC	NM27C256
		Seeq	μPD27256/μPD27C256
		Toshiba	27C256
		Toshiba	TC57256

2

Interchangeability Guide

INTERCHANGEABILITY GUIDE

ROMS

2

Interchangeability Guide

ORGANIZATION	VENDOR		PART NUMBER
	TI	ALTERNATE SOURCES	
4K X 8 (5 V)	TI	AMD GI Motorola NEC Oki Signetics Synertek Toshiba VTI	TMS4732 Am9232 RO-3-9332 MCM68A332 μ PD2332 MSM2932 2632A SY2332 TMM333 VT2332
4K X 8 (5 V)	TI	AMD GI Synertek Toshiba VTI	TMS2332 Am9233 RO9333 SY2333 TMM2332 VT2333
8K X 8 (5 V) 24 pin	TI	AMD GI GTE Micro Mostek Motorola NCR NEC Oki Rockwell SGS Signetics Synertek VTI	TMS4764 Am9264C RO9464C G2364 MK36000 MCM68364 NCR2364 μ PD2364 MSM2965 R2364A M2364 2664A SY2364 VT2364
8K X 8 (5 V) 28 pin	TI	AMD GI Motorola NCR Rockwell SGS Synertek VTI	TMS2364 Am9265C RO9864C MCM68370 NCR2365 R2364B M37000 SY2365 VT2365

Continued next page.

INTERCHANGEABILITY GUIDE

ROMS (CONCLUDED)

ORGANIZATION	VENDOR		PART NUMBER
	TI	ALTERNATE SOURCES	
16K X 8 (5 V)	TI	AMD	TMS47128
		EXEL	Am92128D
		GI	XLS23128
		Gould AMI	RO9128C
		NCR	S23128B
		NEC	NCR23128
		Oki	μPD23128
		Sharp	MSM38128A
		Signetics	LH23128
		VTI	23128
32K X 8 (5 V)	TI	AMD	TMS47256
		EXEL	Am92256
		Gould AMI	XLS23256
		Mostek	S23256C
		NCR	MK38000
		NEC	NCR23256
		Signetics	μPD23256
		Synertek	23256A
		VTI	SY23256
		VTI	VT23256
32K X 8 (5 V)	TI	Fujitsu	TMS47C256
		GTE Micro	MB83256
		Hitachi	G53256
		Motorola	HN613256H
		NCR	MCM65256
		Oki	NCR23C256
		RCA	MSM53256
		SMOS	CDM53256
		Toshiba	SMM2325/SMM2326
		Toshiba	TMM23256
64 K X 8 (5 V)	TI	GI	TMS47C512
		Sharp	RO9512
		VTI	LH53512
		VTI	VT23512
128K X 8 (5 V)	TI	GI	TMS47C1024
		Hitachi	RO91000 (NMOS)
		NEC	HN62301
			μPD231000 (NMOS)

General Information	1
Interchangeability Guide	2
Glossary/Timing Conventions/Data Sheet Structure	3
Dynamic RAMs	4
Dynamic RAM Modules	5
EPROMs/PROMs	6
ROMs	7
Military Products	8
Applications Information	9
Logic Symbols	10
Mechanical Data	11
ESD Guidelines	12

PART I — GENERAL CONCEPTS AND TYPES OF MEMORIES

Address — Any given memory location in which data can be stored or from which it can be retrieved.

Automatic Chip-Select/Power Down — (see Chip Enable Input)

Bit — Contraction of Binary digIT, i.e., a 1 or a 0; in electrical terms the value of a bit may be represented by the presence or absence of charge, voltage, or current.

Byte — A word of 8 bits (see word)

Chip Enable Input — A control input to an integrated circuit that when active permits operation of the integrated circuit for input, internal transfer, manipulation, refreshing, and/or output of data and when inactive causes the integrated circuit to be in a reduced power standby mode.

Chip Select Input — Chip select inputs are gating inputs that control the input to and output from the memory. They may be of two kinds:

1. Synchronous—Clocked/latched with the memory clock. Affects the inputs and outputs for the duration of that memory cycle.
2. Asynchronous—Has direct asynchronous control of inputs and outputs. In the read mode, an asynchronous chip select functions like an output enable.

Column Address Strobe (CAS) — A clock used in dynamic RAMs to control the input of column addresses. It can be active high (CAS) or active low ($\overline{\text{CAS}}$).

Data — Any information stored or retrieved from a memory device.

Dynamic (Read/Write) Memory (DRAM) — A read/write memory in which the cells require the repetitive application of control signals in order to retain the stored data.

- NOTES:
1. The words "read/write" may be omitted from the term when no misunderstanding will result.
 2. Such repetitive application of the control signals is normally called a refresh operation.
 3. A dynamic memory may use static addressing or sensing circuits.
 4. This definition applies whether the control signals are generated inside or outside the integrated circuit.

Electrically Alterable Read-Only Memory (EAROM) — A nonvolatile memory that can be field-programmed like a PROM or EPROM, but that can be electrically erased by a combination of electrical signals at its inputs.

Erasable and Programmable Read-Only Memory (EPROM)/Reprogrammable Read-Only Memory — A field-programmable read-only memory that can have the data content of each memory cell altered more than once.

Erase — Typically associated with EPROMs and EAROMs. The procedure whereby programmed data is removed and the device returns to its unprogrammed state.

Field-Programmable Read-Only Memory — A read-only memory that after being manufactured, can have the data content of each memory cell altered.

Fixed Memory — A common term for ROMs, EPROMs, EAROMs, etc., containing data that is not normally changed. A more precise term for EPROMs and EAROMs is nonvolatile since their data may be easily changed.

Fully Static RAM — In a fully static RAM, the periphery as well as the memory array is fully static. The periphery is thus always active and ready to respond to input changes without the need for clocks. There is no precharge required for static periphery.

K — When used in the context of specifying a given number of bits of information, $1\text{K} = 2^{10} = 1024$ bits. Thus, $64\text{K} = 64 \times 1024 = 65,536$ bits.

Large-Scale Integration (LSI) — The description of any IC technology that enables condensing more than 100 gates onto a single chip.

GLOSSARY/TIMING CONVENTIONS/DATA SHEET STRUCTURE

Mask-Programmed Read-Only Memory — A read-only memory in which the data content of each cell is determined during manufacture by the use of a mask, the data content thereafter being unalterable.

Memory — A medium capable of storage of information from which the information can be retrieved.

Memory Cell — The smallest subdivision of a memory into which a unit of data has been or can be entered, in which it is or can be stored, and from which it can be retrieved.

Metal-Oxide Semiconductor (MOS) — The technology involving photolithographic layering of metal and oxide to produce a semiconductor device.

NMOS — A type of MOS technology in which the basic conduction mechanism is governed by electrons. (Short for N-channel MOS)

Nonvolatile Memory — A memory in which the data content is maintained whether the power supply is connected or not.

Output Enable — A control input that, when true, permits data to appear at the memory output, and when false, causes the output to assume a high-impedance state. (See also chip select)

PMOS — A type of MOS technology in which the basic conduction mechanism is governed by holes. (Short for P-channel MOS)

Parallel Access — A feature of a memory by which all the bits of a byte or word are entered simultaneously at several inputs or retrieved simultaneously from several outputs.

Power Down — A mode of a memory device during which the device is operating in a low-power or standby mode. Normally read or write operations of the memory are not possible under this condition.

Program — Typically associated with EPROM memories, the procedure whereby logical 0's (or 1's) are stored into various desired locations in a previously erased device.

Program Enable — An input signal that when true, puts a programmable memory device into the program mode.

Programmable Read-Only Memory (PROM) — A memory that permits access to any of its address locations in any desired sequence with similar access time to each location.

NOTE: The term as commonly used denotes a read/write memory.

Read — A memory operation whereby data is output from a desired address location.

Read-Only Memory (ROM) — A memory in which the contents are not intended to be altered during normal operation.

NOTE: Unless otherwise qualified, the term "read-only memory" implies that the content is determined by its structure and is unalterable.

Read/Write Memory — A memory in which each cell may be selected by applying appropriate electrical input signals and the stored data may be either (a) sensed at appropriate output terminals, or (b) changed in response to other similar electrical input signals.

Row Address Strobe (RAS) — A clock used in dynamic RAMs to control the input of the row addressed. It can be active high (RAS) or active low (RAS).

Scaled-MOS (SMOS) — MOS technology under which the device is scaled down in size in three dimensions and in operating voltages allowing improved performance.

Semi-Static (Quasi-Static, Pseudo-Static) RAM — In a semi-static RAM, the periphery is clock-activated (i.e., dynamic). Thus the periphery is inactive until clocked, and only one memory cycle is permitted per clock. The peripheral circuitry must be allowed to reset after each active memory cycle for a minimum precharge time. No refresh is required.

Serial Access — A feature of a memory by which all the bits are entered sequentially at a single input or retrieved sequentially from a single output.



Static RAM (SRAM) — A read/write random-access device within which information is stored as latched voltage levels. The memory cell is a static latch that retains data as long as power is applied to the memory array. No refresh is required. The type of periphery circuitry sub-categorizes static RAMS.

Very-Large-Scale Integration (VLSI) — The description of any IC technology that is much more complex than large-scale integration (LSI), and involves a much higher equivalent gate count. At this time an exact definition including a minimum gate count has not been standardized by JEDEC or the IEEE.

Volatile Memory — A memory in which the data content is lost when power supplied is disconnected.

Word — A series of one or more bits that occupy a given address location and that can be stored and retrieved in parallel.

Write — A memory operation whereby data is written into a desired address location.

Write Enable — A control signal that when true causes the memory to assume the write mode, and when false causes it to assume the read mode.

PART II — OPERATING CONDITIONS AND CHARACTERISTICS (INCLUDING LETTER SYMBOLS)

Capacitance

The inherent capacitance on every pin, which can vary with various inputs and outputs.

Example symbology:

C_i	Input capacitance
C_o	Output capacitance
$C_i(D)$	Input capacitance, data input

Current

High-level input current, I_{IH}

The current into an input when a high-level voltage is applied to that input.

High-level output current, I_{OH}

The current into* an output with input conditions applied that according to the product specification will establish a high level at the output.

Low-level input current, I_{IL}

The current into an input when a low-level voltage is applied to that input.

Low-level output current, I_{OL}

The current into* an output with input conditions applied that according to the product specification will establish a low level at the output.

Off-state (high-impedance-state) output current (of a three-state output), I_{OZ}

The current into* an output having three-state capability with input conditions applied that according to the product specification will establish the high-impedance state at the output.

Short-circuit output current, I_{OS}

The current into* an output when the output is short-circuited to ground (or other specified potential) with input conditions applied to establish the output logic level farthest from ground potential (or other specified potential).

Supply current, I_{BB} , I_{CC} , I_{DD} , I_{PP}

The current into, respectively, the V_{BB} , V_{CC} , V_{DD} , V_{PP} supply terminals.

*Current out of a terminal is given as a negative value.

GLOSSARY/TIMING CONVENTIONS/DATA SHEET STRUCTURE

Operating Free-Air Temperature

The temperature (T_A) range over which the device will operate and meet the specified electrical characteristics.

Operating Case Temperature

The case temperature (T_C) range over which the device will operate and meet the specified electrical characteristics.

Voltage

High-level input voltage, V_{IH}

An input voltage within the more positive (less negative) of the two ranges of values used to represent the binary variables.

NOTE: A minimum is specified that is the least positive value of high-level input voltage for which operation of the logic element within specification limits is guaranteed.

High-level output voltage, V_{OH}

The voltage at an output terminal with input conditions applied that according to the product specification will establish a high level at the output.

Low-level input voltage, V_{IL}

An input voltage level within the less positive (more negative) of the two ranges of values used to represent the binary variables.

NOTE: A maximum is specified that is the most positive value of low-level input voltage for which operation of the logic element within specification limits is guaranteed.

Low-level output voltage, V_{OL}

The voltage at an output terminal with input conditions applied that according to the product specification will establish a low level at the output.

Supply voltages, V_{BB} , V_{CC} , V_{DD} , V_{PP}

The voltages supplied to the corresponding voltage pins that are required for the device to function. From one to four of these supplies may be necessary, along with ground, V_{SS} .

Time Intervals

New or revised data sheets in this book use letter symbols in accordance with standards recently adopted by JEDEC, the IEEE, and the IEC. Two basic forms are used. The first form is usually used in this book when intervals can easily be classified as access, cycle, disable, enable, hold, refresh, setup, transition, or valid times and for pulse durations. The second form can be used generally but in this book is used primarily for time intervals not easily classifiable. The second (unclassified) form will be described first. Since some manufacturers use this form for all time intervals, symbols in the unclassified form are given with the examples for most of the classified time intervals.

Unclassified time intervals

Generalized letter symbols can be used to identify almost any time interval without classifying it using traditional or contrived definitions. Symbols for unclassified time intervals identify two signal events listed in from-to sequence using the format:

$$t_{AB-CD}$$

Subscripts A and C indicate the names of the signals for which changes of state or level or establishment of state or level constitute signal events assumed to occur first and last, respectively, that is, at the beginning and end of the time interval. Every effort is made to keep the A and C subscript length down to one letter, if possible (e.g., R for RAS and C for CAS of TMS4116).

Subscripts B and D indicate the direction of the transitions and/or the final states or levels of the signals represented by A and C, respectively. One or two of the following is used:

- H = high or transition to high
- L = low or transition to low
- V = a valid steady-state level
- X = unknown, changing, or "don't care" level
- Z = high-impedance (off) state

The hyphen between the B and C subscripts is omitted when no confusion is likely to occur.

For examples of symbols of this type, see TMS4116 (e.g., t_{RLCL}).

Classified time intervals (general comments, specific times follow)

Because of the information contained in the definitions, frequently the identification of one or both of the two signal events that begin and end the intervals can be significantly shortened compared to the unclassified forms. For example, it is not necessary to indicate in the symbol that an access time ends with valid data at the output. However, if both signals are named (e.g., in a hold time), the from-to sequence is maintained.

Access time

The time interval between the application of a specific input pulse and the availability of valid signals at an output.

Example symbology:

Classified	Unclassified	Description
t _a (A)	t _{AVQV}	Access time from address
t _a (S), t _a (CS)	t _{SLQV}	Access time from chip select (low)

Cycle time

The time interval between the start and end of a cycle.

NOTE: The cycle time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval that must be allowed for the digital circuit to perform a specified function (e.g., read, write, etc.) correctly.

Example symbology:

Classified	Unclassified	Description
t _c (R), t _c (rd)	t _{AVAV} (R)	Read cycle time
t _c (W)	t _{AVAV} (W)	Write cycle time

NOTE: R is usually used as the abbreviation for "read"; however, in the case of dynamic memories, "rd" is used to permit R to stand for RAS.

GLOSSARY/TIMING CONVENTIONS/DATA SHEET STRUCTURE

Disable time (of a three-state output)

The time interval between the specified reference points on the input and output voltage waveforms, with the three-state output changing from either of the defined active levels (high or low) to a high-impedance (off) state.

Example symbology:

Classified	Unclassified	Description
$t_{dis}(S)$	t_{SHQZ}	Output disable time after chip select (high)
$t_{dis}(W)$	t_{WLQZ}	Output disable time after write enable (low)

These symbols supersede the older forms $tpVZ$ or $tpXZ$.

Enable time (of a three-state output)

The time interval between the specified reference points on the input and output voltage waveforms, with the three-state output changing from a high-impedance (off) state to either of the defined active levels (high or low).

NOTE: For memories these intervals are often classified as access times.

Example symbology:

Classified	Unclassified	Description
$t_{en}(SL)$	t_{SLQV}	Output enable time after chip select low

These symbols supersede the older form $tpZV$.

Hold time

The time interval during which a signal is retained at a specified input terminal after an active transition occurs at another specified input terminal.

- NOTES:
1. The hold time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval for which correct operation of the digital circuit is guaranteed.
 2. The hold time may have a negative value in which case the minimum limit defines the longest interval (between the release of the signal and the active transition) for which correct operation of the digital circuit is guaranteed.

Example symbology:

Classified	Unclassified	Description
$t_h(D)$	t_{WHDX}	Data hold time (after write high)
$t_h(RHrd)$	t_{RHWH}	Read (write enable high) hold time after \overline{RAS} high
$t_h(CHrd)$	t_{CHWH}	Read (write enable high) hold time after \overline{CAS} high
$t_h(CLCA)$	t_{CL-CAX}	Column address hold time after \overline{CAS} low
$t_h(RLCA)$	t_{RL-CAX}	Column address hold time after \overline{RAS} low
$t_h(RA)$	t_{RL-RAX}	Row address hold time (after \overline{RAS} low)

These last three symbols supersede the older forms:

NEW FORM	OLD FORM
$t_h(CLCA)$	$t_h(ACL)$
$t_h(RLCA)$	$t_h(ARL)$
$t_h(RA)$	$t_h(AR)$

NOTE: The from-to sequence in the order of subscripts in the unclassified form is maintained in the classified form. In the case of hold times, this causes the order to seem reversed from what would be suggested by the terms.

Pulse duration (width)

The time interval between specified reference points on the leading and trailing edges of the pulse waveform.

Example symbology:

Classified	Unclassified	Description
$t_w(W)$	t_{WLWH}	Write pulse duration
$t_w(RL)$	t_{RLRH}	Pulse duration, \overline{RAS} low

Refresh time interval

The time interval between the beginnings of successive signals that are intended to restore the level in a dynamic memory cell to its original level.

NOTE: The refresh time interval is the actual time interval between two refresh operations and is determined by the system in which the digital circuit operates. A maximum value is specified that is the longest interval for which correct operation of the digital circuit is guaranteed.

Example symbology:

Classified	Unclassified	Description
	t_{rf}	Refresh time interval

Setup time

The time interval between the application of a signal at a specified input terminal and a subsequent active transition at another specified input terminal.

- NOTES:**
1. The setup time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval for which correct operation of the digital circuit is guaranteed.
 2. The setup time may have a negative value in which case the minimum limit defines the longest interval (between the active transition and the application of the other signal) for which correct operation of the digital circuit is guaranteed.

Example symbology:

Classified	Unclassified	Description
$t_{su}(D)$	t_{DVWH}	Data setup time (before write high)
$t_{su}(CA)$	t_{CAV-CL}	Column address setup time (before \overline{CAS} low)
$t_{su}(RA)$	t_{RAV-RL}	Row address setup time (before \overline{RAS} low)

Transition times (also called rise and fall times)

The time interval between two reference points (10% and 90% unless otherwise specified) on the same waveform that is changing from the defined low level to the defined high level (rise time) or from the defined high level to the defined low level (fall time).

Example symbology:

Classified	Unclassified	Description
t_t		Transition time (general)
$t_t(CH)$	t_{CHCH}	Low-to-high transition time of \overline{CAS}
$t_r(C)$	t_{CHCH}	\overline{CAS} rise time
$t_f(C)$	t_{CLCL}	\overline{CAS} fall time

GLOSSARY/TIMING CONVENTIONS/DATA SHEET STRUCTURE

Valid time

(a) General

The time interval during which a signal is (or should be) valid.

(b) Output data-valid time






The time interval in which output data continues to be valid following a change of input conditions that could cause the output data to change at the end of the interval.

Example symbology:

Classified	Unclassified	Description
$t_v(A)$	t_{AXQX}	Output data valid time after change of address.

This supersedes the older form tpv_X .

PART III – TIMING DIAGRAMS CONVENTIONS

TIMING DIAGRAM SYMBOL	MEANING	
	INPUT FORCING FUNCTIONS	OUTPUT RESPONSE FUNCTIONS
	Must be steady high or low	Will be steady high or low
	High-to-low changes permitted	Will be changing from high to low some time during designated interval
	Low-to-high changes permitted	Will be changing from low to high sometime during designated interval
	Don't Care	State unknown or changing
	(Does not apply)	Centerline represents high-impedance (off) state.

PART IV – BASIC DATA SHEET STRUCTURE

The front page of the data sheet begins with a list of key *features* such as organization, interface, compatibility, operation (static or dynamic), access and cycle times, technology (N or P channel, silicon or metal oxide gate), and power. In addition, the top view of the device is shown with the *pinout* provided. Next a *general description* of the device, system interface considerations, and elaboration on other device characteristics are presented. The next section is an explanation of the device's *operation* which includes the function of each pin (i.e., the relationship between each input (output) and a given type of memory). The functions basically involve starting, achieving, and ending a given type of memory cycle (e.g., programming or erasing EPROMs, or reading a memory location).

Augmenting the descriptive text there appears a *logic symbol* prepared in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12 and explained in Section 10 of this book. Following the symbol is usually a *functional block diagram*, a flowchart of the basic internal structure of the device showing the signal paths for data, addresses, and control signals, as well as the internal architecture. Usually the next few pages contain the absolute maximum ratings (e.g., voltage supplies, input voltage, and temperature) applicable over the *operating free-air temperature range*. If the device is used outside of these values, it

GLOSSARY/TIMING CONVENTIONS/DATA SHEET STRUCTURE

may be permanently destroyed or at least it would not function as intended. Next, typically, are the *recommended operating conditions*, (e.g., supply voltages, input voltages, and operating temperature). The memory device is guaranteed to work reliably and to meet all data sheet parameters when operated in accord with the recommended operating conditions and within the specified timing. If the device is operated outside of these limits (minimum/maximum), the device's operation is no longer guaranteed to meet the data sheet parameters. Operation beyond the absolute maximum ratings as just described can result in catastrophic failures.

The next section provides a table of *electrical characteristics over full ranges of recommended operating conditions* (e.g., input and output currents, output voltages, etc.). These are presented as minimum, typical, and maximum values. Typical values are representative of operation at an ambient temperature of $T_A = 25^\circ\text{C}$ with all power supply voltages at nominal value. Next, input and output capacitances are presented. Each pin has a capacitance (whether an input, an output, or control pin). Minimum capacitances are not given, as the typical and maximum values are the most crucial.

The next few tables involve the device timing characteristics. The parameters are presented as minimum, typical (or nominal), and maximum. The *timing requirements over recommended supply voltage range and operating free-air temperature* indicate the device control requirements such as hold times, setup times, and transition times. These values are referenced to the relative positioning of signals on the timing diagrams, which follow. The *switching characteristics over recommended supply voltage range* are device performance characteristics inherent to device operation once the inputs are applied. These parameters are guaranteed for the test conditions given. The interrelationship of the timing requirements to the switching characteristics is illustrated in *timing diagrams* for each type of memory cycle (e.g., read, write, program.)

At the end of a data sheet additional *applications information* may be provided such as how to use the device, graphs of electrical characteristics, or other data on electrical characteristics.

General Information	1
Interchangeability Guide	2
Glossary/Timing Conventions/Data Sheet Structure	3
Dynamic RAMs	4
Dynamic RAM Modules	5
EPROMs/PROMs	6
ROMs	7
Military Products	8
Applications Information	9
Logic Symbols	10
Mechanical Data	11
ESD Guidelines	12

**ATTENTION**

These devices contain circuits to protect the inputs and outputs against damage due to high static voltages or electrostatic fields; however, it is advised that precautions be taken to avoid application of any voltage higher than maximum-rated voltages to these high-impedance circuits.

Unused inputs must always be connected to an appropriate logic voltage level, preferably either supply voltage or ground.

Additional information concerning the handling of ESD sensitive devices is provided in Section 12 in a document entitled *"Guidelines for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies."*

TMS4116

16,384-BIT DYNAMIC RANDOM-ACCESS MEMORY


OCTOBER 1977—REVISED NOVEMBER 1985

- 16,384 X 1 Organization
- 10% Tolerance on All Supplies
- All Inputs Including Clocks TTL Compatible
- Unlatched Three-State Fully TTL-Compatible Output
- Performance Ranges:

	ACCESS TIME ROW ADDRESS (MAX)	ACCESS TIME COLUMN ADDRESS (MAX)	READ OR WRITE CYCLE (MIN)	READ- MODIFY- WRITE [†] CYCLE (MIN)
TMS4116-15	150 ns	100 ns	375 ns	375 ns
TMS4116-20	200 ns	135 ns	375 ns	375 ns
TMS4116-25	250 ns	165 ns	410 ns	515 ns

- Page-Mode Operation for Faster Access Time
- Common I/O Capability with Early Write Feature
- Low-Power Dissipation
 - Operating . . . 462 mW (Max)
 - Standby . . . 20 mW (Max)
- 1-T Cell Design, N-Channel Silicon-Gate Technology
- 16-Pin 300-Mil (7.62-mm) Package Configuration

N PACKAGE
(TOP VIEW)



PIN NOMENCLATURE	
A0-A6	Addresses
CAS	Column-Address Strobe
D	Data Input
Q	Data Output
RAS	Row-Address Strobe
VBB	-5-V Power Supply
VCC	5-V Power Supply
VDD	12-V Power Supply
VSS	Ground
W	Write Enable

4

Dynamic RAMs

description

The TMS4116 series is composed of monolithic high-speed dynamic 16,384-bit MOS random-access memories organized as 16,384 one-bit words, and employs single-transistor storage cells and N-channel silicon-gate technology.

All inputs and outputs are compatible with Series 74 TTL circuits including clocks: Row-Address Strobe \overline{RAS} (or R) and Column-Address Strobe \overline{CAS} (or C). All address lines (A0 through A6) and data in (D) are latched on chip to simplify system design. Data out (Q) is unlatched to allow greater system flexibility.

Typical power dissipation is less than 350 milliwatts active and 6 milliwatts during standby (V_{CC} is not required during standby operation). To retain data, only 10 milliwatts average power is required which includes the power consumed to refresh the contents of the memory.

The TMS4116 series is offered in a 16-pin dual-in-line plastic (N suffix) package and is guaranteed for operation from 0°C to 70°C. The package is designed for insertion in mounting-hole rows on 7.62-mm (300-mil) centers.

operation

address (A0-A6)

Fourteen address bits are required to decode 1 of 16,384 storage cell locations. Seven row-address bits are set up on pins A0 through A6 and latched onto the chip by the row-address strobe (\overline{RAS}). Then the

[†]The term "read-write cycle" is sometimes used as an alternative to "read-modify-write cycle."

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1985, Texas Instruments Incorporated

TMS4116

16,384-BIT DYNAMIC RANDOM-ACCESS MEMORY

seven column-address bits are set up on pins A0 through A6 and latched onto the chip by the column-address strobe ($\overline{\text{CAS}}$). All addresses must be stable on or before the falling edges of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$. $\overline{\text{RAS}}$ is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. $\overline{\text{CAS}}$ is used as a chip select activating the column decoder and the input and output buffers.

write enable ($\overline{\text{W}}$)

The read or write mode is selected through the write-enable ($\overline{\text{W}}$) input. A logic high on the $\overline{\text{W}}$ input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When $\overline{\text{W}}$ goes low prior to $\overline{\text{CAS}}$, data out will remain in the high-impedance state for the entire cycle permitting common I/O operation.

data in ($\overline{\text{D}}$)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of $\overline{\text{CAS}}$ or $\overline{\text{W}}$ strobes data into the on-chip data latch. This latch can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle, $\overline{\text{W}}$ is brought low prior to $\overline{\text{CAS}}$ and the data is strobed in by $\overline{\text{CAS}}$ with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle, $\overline{\text{CAS}}$ will already be low, thus the data will be strobed in by $\overline{\text{W}}$ with setup and hold times referenced to this signal.

data out (Q)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until $\overline{\text{CAS}}$ is brought low. In a read cycle, the output goes active after the enable time interval $t_{a(\overline{\text{C}})}$ that begins with the negative transition of $\overline{\text{CAS}}$ as long as $t_{a(\text{R})}$ is satisfied. The output becomes valid after the access time has elapsed and remains valid while $\overline{\text{CAS}}$ is low; $\overline{\text{CAS}}$ going high returns it to a high-impedance state. In an early write cycle, the output is always in the high-impedance state. In a delayed-write or read-modify-write cycle, the output will follow the sequence for the read cycle.

refresh

A refresh operation must be performed at least every two milliseconds to retain data. Since the output buffer is in the high-impedance state unless $\overline{\text{CAS}}$ is applied, the $\overline{\text{RAS}}$ -only refresh sequence avoids any output during refresh. Strobing each of the 128 row addresses (A0 through A6) with $\overline{\text{RAS}}$ causes all bits in each row to be refreshed. $\overline{\text{CAS}}$ remains high (inactive) for this refresh sequence, thus conserving power.


page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the chip. Thus, the time required to setup and strobe sequential row addresses on the same page is eliminated. To extend beyond the 128 column locations on a single RAM, the row address and $\overline{\text{RAS}}$ is applied to multiple 16K RAMs; $\overline{\text{CAS}}$ is decoded to select the proper RAM.

power up


V_{BB} must be applied to the device either before or at the same time as the other supplies and removed last. Failure to observe this precaution will cause dissipation in excess of the absolute maximum ratings due to internal forward bias conditions. This also applies to system use, where failure of the V_{BB} supply must immediately shut down the other supplies. After power up, eight $\overline{\text{RAS}}$ cycles must be performed to achieve proper device operation.

logic symbol†



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

functional block diagram



TMS4116
16,384-BIT DYNAMIC RANDOM-ACCESS MEMORY

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Voltage on any pin (see Note 1)	-0.5 V to 20 V
Voltage on VCC, VDD supplies with respect to VSS	-1 V to 15 V
Short circuit output current	50 mA
Power dissipation	1 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Under absolute maximum ratings, voltage values are with respect to the most-negative supply voltage, V_{BB} (substrate), unless otherwise noted. Throughout the remainder of this data sheet, voltage values are with respect to V_{SS}.

4

Dynamic RAMs

recommended operating conditions

		MIN	NOM	MAX	UNIT
V _{BB}	Supply voltage	-4.5	-5	-5.5	V
V _{CC}	Supply voltage	4.5	5	5.5	V
V _{DD}	Supply voltage	10.8	12	13.2	V
V _{SS}	Supply voltage	0			V
V _{IH}	High-level input voltage	All inputs except <u>RAS</u> , <u>CAS</u> , <u>WRITE</u>			V
		<u>RAS</u> , <u>CAS</u> , <u>WRITE</u>			
V _{IL}	Low-level input voltage (see Note 2)	-1	0	0.8	V
T _A	Operating free-air temperature	0			70 °C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as maximum, is used in this data sheet for logic voltage only.

TMS4116

16,384-BIT DYNAMIC RANDOM-ACCESS MEMORY

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
V _{OH}	High-level output voltage	I _{OH} = -5 mA	2.4			V
V _{OL}	Low-level output voltage	I _{OL} = 4.2 mA			0.4	V
I _I	Input current (leakage)	V _I = 0 V to 7 V, All other pins = 0 V except V _{BB} = -5 V			10	μA
I _O	Output current (leakage)	V _O = 0 to 5.5 V, CAS high			±10	μA
I _{BB1}	Average operating current during read or write cycle	Minimum cycle time		50	200	μA
I _{CC1} ‡					4§	mA
I _{DD1}				27	35	mA
I _{BB2}	Standby current	After 1 memory cycle RAS and CAS high		10	100	μA
I _{CC2}					±10	μA
I _{DD2}				0.5	1.5	mA
I _{BB3}	Average refresh current	Minimum cycle time RAS cycling, CAS high		50	200	μA
I _{CC3}					±10	μA
I _{DD3}				20	27	mA
I _{BB4}	Average page-mode current	Minimum cycle time RAS low, CAS cycling		50	200	μA
I _{CC4} ‡					4§	mA
I _{DD4}				20	27	mA

† All typical values are at T_A = 25°C and nominal supply voltages.

‡ V_{CC} is applied only to the output buffer, so I_{CC} depends on output loading.

§ Output loading two standard TTL loads.

capacitance over recommended supply voltage range and operating free-air temperature range, f = 1 MHz

PARAMETER		TYP [†]	MAX	UNIT
C _{i(A)}	Input capacitance, address inputs	4	5	pF
C _{i(D)}	Input capacitance, data input	4	5	pF
C _{i(RC)}	Input capacitance, strobe inputs	8	10	pF
C _{i(W)}	Input capacitance, write enable input	8	10	pF
C _o	Output capacitance	5	7	pF

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TMS4116-15		TMS4116-20		TMS4116-25		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t _{a(C)}	Access time from CAS C _L = 100 pF, Load = 2 Series 74 TTL gates	t _{CAC}		100		135		165	ns
t _{a(R)}	Access time from RAS t _{RLCL} = MAX, C _L = 100 pF, Load = 2 Series, 74 TTL gates	t _{RAC}		150		200		250	ns
t _{dis(CH)}	Output disable time after CAS high C _L = 100 pF, Load = 2 Series 74 TTL gates	t _{OFF}	0	40	0	50	0	60	ns

† All typical values are at T_A = 25°C and nominal supply voltages.


TMS4116
16,384-BIT DYNAMIC RANDOM-ACCESS MEMORY

timing requirements over recommended supply voltage range and operating free-air temperature range

	ALT. SYMBOL	TMS4116-15		TMS4116-20		TMS4116-25		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
$t_{c(P)}$ Page-mode cycle time	t_{CP}	170		225		275		ns
$t_{c(rd)}$ Read cycle time	t_{RC}	375		375		410		ns
$t_{c(W)}$ Write cycle time	t_{WC}	375		375		410		ns
$t_{c(rdW)}$ Read-modify-write cycle time	t_{RWC}	375		375		515		ns
$t_{w(CH)}$ Pulse duration, \overline{CAS} high (precharge time)	t_{CP}	60		80		100		ns
$t_{w(CL)}$ Pulse duration, \overline{CAS} low	t_{CAS}	100	10,000	135	10,000	165	10,000	ns
$t_{w(RH)}$ Pulse duration, \overline{RAS} high (precharge time)	t_{RP}	100		120		150		ns
$t_{w(RL)}$ Pulse duration, \overline{RAS} low	t_{RAS}	150	10,000	200	10,000	250	10,000	ns
$t_{w(W)}$ Write pulse duration	t_{WP}	45		55		75		ns
t_t Transition times (rise and fall) for \overline{RAS} and \overline{CAS}	t_T	3	35	3	50	3	50	ns
$t_{su(CA)}$ Column-address setup time	t_{ASC}	-10		-10		-10		ns
$t_{su(RA)}$ Row-address setup time	t_{ASR}	0		0		0		ns
$t_{su(D)}$ Data setup time	t_{DS}	0		0		0		ns
$t_{su(rd)}$ Read-command setup time	t_{RCS}	0		0		0		ns
$t_{su(WCH)}$ Write-command setup time before \overline{CAS} high	t_{CWL}	60		80		100		ns
$t_{su(WRH)}$ Write-command setup time before \overline{RAS} high	t_{RWL}	60		80		100		ns
$t_h(CLCA)$ Column-address hold time after \overline{CAS} low	t_{CAH}	45		55		75		ns
$t_h(RA)$ Row-address hold time	t_{RAH}	20		25		35		ns
$t_h(RLCA)$ Column-address hold time after \overline{RAS} low	t_{AR}	95		120		160		ns
$t_h(CLD)$ Data hold time after \overline{CAS} low	t_{DHC}	45		55		75		ns
$t_h(RLD)$ Data hold time after \overline{RAS} low	t_{DHR}	95		120		160		ns
$t_h(WLD)$ Data hold time after \overline{W} low	t_{DHW}	45		55		75		ns
$t_h(rd)$ Read-command hold time	t_{RCH}	0		0		0		ns
$t_h(CLW)$ Write-command hold time after \overline{CAS} low	t_{WCH}	45		55		75		ns
$t_h(RLW)$ Write-command hold time after \overline{RAS} low	t_{WCR}	95		120		160		ns
t_{RLCH} Delay time, \overline{RAS} low to \overline{CAS} high	t_{CSH}	150		200		250		ns
t_{CHRL} Delay time, \overline{CAS} high to \overline{RAS} low	t_{CRP}	-20		-20		-20		ns
t_{CLRH} Delay time, \overline{CAS} low to \overline{RAS} high	t_{RSH}	100		135		165		ns
t_{CLWL} Delay time, \overline{CAS} low to \overline{W} low (read-modify-write-cycle only)	t_{CWD}	70		95		125		ns
t_{RLCL} Delay time, \overline{RAS} low to \overline{CAS} low (maximum value specified only to guarantee access time)	t_{RCD}	20	50	25	65	35	85	ns
t_{RLWL} Delay time, \overline{RAS} low to \overline{W} low (read-modify-write-cycle only)	t_{RWD}	120		160		200		ns
t_{WLCL} Delay time, \overline{W} low to \overline{CAS} low (early write cycle)	t_{WCS}	-20		-20		-20		ns
t_{rf} Refresh time interval	t_{REF}		2		2		2	ms

4
 Dynamic RAMS


read cycle timing




TMS4116
16,384-BIT DYNAMIC RANDOM-ACCESS MEMORY

early write cycle timing

4
 Dynamic RAMs



write cycle timing




† The enable time (t_{en}) for a write cycle is equal in duration to the access time from \overline{CAS} ($t_{a(C)}$) in a read cycle; but the same active levels at the output are invalid.


TMS4116
16,384-BIT DYNAMIC RANDOM-ACCESS MEMORY

read-write/read-modify-write cycle timing

4
 Dynamic RAMs




page-mode read cycle timing




4^o
Dynamic RAMs

page-mode write cycle timing







RAS-only refresh timing



4
 Dynamic RAMs

TMS4116
16,384-BIT DYNAMIC RANDOM-ACCESS MEMORY



4
Dynamic RAMs



TMS4161 65,536-BIT MULTI-PORT VIDEO RAM

JULY 1983—REVISED NOVEMBER 1985

- **Dual Accessibility — One Port Sequential Access, One Port Random Access**
- **Four Cascaded 64-Bit Serial Shift Registers for Sequential Access Applications**
- **Designed for Both Video and Non-Video Applications**
- **Fast Serial Port . . . Can Be Configured for Video Data Rates in Excess of 150 MHz**
- **$\overline{\text{TR}}/\overline{\text{QE}}$ as Output Enable Allows Direct Connection of D, Q and Address Lines to Simplify System Design**
- **Random Access Port Looks Exactly Like a TMS4164**
- **Separate Serial In and Serial Out to Allow Simultaneous Shift In and Out**
- **65,536 × 1 Organization**
- **Supported by TI's TMS34061 Video System Controller (VSC)**
- **Maximum Access Time from $\overline{\text{RAS}}$ Less Than 150 ns**
- **Minimum Cycle Time (Read or Write) Less Than 240 ns**
- **Long Refresh Period . . . 4 ms**
- **Low Refresh Overhead Time . . . As Low As 1.7% of Total Refresh Period**
- **All Inputs, Outputs, Clocks Fully TTL Compatible**
- **3-State Unlatched Outputs for Both Random and Serial Access**
- **Common I/O Capability with "Early Write" Feature**
- **Page-Mode Operation for Faster Access**
- **Low Power Dissipation (TMS4161-15)
—Operating . . . 250 mW (Typical)
—Standby . . . 80 mW (Typical)**
- **New SMOS (Scaled-MOS) N-Channel Technology**
- **SOE Simplifies Multiplexing of Serial Data Streams**
- **Available with MIL-STD-883B Processing and L(0°C to 70°C), E(-40°C to 85°C), or S(-55°C to 100°C) Temperature Ranges**



PIN NOMENCLATURE			
A0-A7	Address Inputs	SIN	Serial Data In
$\overline{\text{CAS}}$	Column-Address Strobe	$\overline{\text{SOE}}$	Serial Output Enable
D	Random-Access Data In	SOUT	Serial Data Out
W	Write Enable	$\overline{\text{TR}}/\overline{\text{QE}}$	Register Transfer/Output Enable
NC	No Connection	VDD	5-V Supply
Q	Random-Access Data Out	VSS	Ground
$\overline{\text{RAS}}$	Row-Address Strobe	W	Write Enable
SCLK	Serial Data Clock		



PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

Copyright © 1985, Texas Instruments Incorporated

TMS4161

65,536-BIT MULTIPOINT VIDEO RAM

description

The TMS4161 is a high-speed, dual-access 65,536-bit dynamic random-access memory. The random-access port makes the memory look like it is organized as 65,536 words of one bit each like the TMS4164. The sequential access port is interfaced to an internal 256-bit dynamic shift register organized as four cascaded 64-bit shift registers which makes the memory look like it is organized as up to 256 words of up to 256 bits each which are accessed serially. One, two, three, or four 64-bit shift registers can be sequentially read out after a transfer cycle depending on a two-bit code applied to the two most significant column address inputs. The TMS4161 employs state-of-the-art SMOS (Scaled-MOS) N-channel double-level polysilicon gate technology for very high performance combined with low cost and improved reliability.

The TMS4161 features full asynchronous dual access capability except when transferring data between the shift register and the memory array.

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with $\overline{\text{RAS}}$ in order to retain data. $\overline{\text{CAS}}$ can remain high during the refresh sequence to conserve power. Note that the transfer of a row of data from the memory array to the shift register also refreshes that row.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address lines and data in are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.


The TMS4161 is offered in 20-pin plastic dual-in-line and 22-pin plastic chip carrier packages. It is guaranteed for operation from 0°C to 70°C. The dual-in-line package is designed for insertion in mounting-hole rows on 7,62-mm (300-mil) centers.

random access address space to sequential address space mapping

The TMS4161 is designed with each row divided into four, 64-column sections (see functional block diagram). The first column section to be shifted out is selected by the two most significant column address bits. If the two bits represent binary 00, then one to four registers can be shifted out in order. If the two bits represent binary 01, then only 1 to 3 (the most significant) registers can be shifted out in order. If the two bits represent 10, then one to two of the most significant registers can be shifted out in order. Finally, if the two bits represent 11 only the most significant register can be shifted out. All registers are shifted out with the least significant bit (bit 0) first and the most significant bit (bit 63) last. Note that if the two column address bits equal 00 during the last register transfer cycle ($\overline{\text{TR}}/\overline{\text{QE}}$ at logic level "0" as $\overline{\text{RAS}}$ falls) a total of 256 bits can be sequentially read out.



functional block diagram



4
Dynamic RAMs

random-access operation

$\overline{TR}/\overline{QE}$

The $\overline{TR}/\overline{QE}$ pin has two functions. First, it selects either register transfer or random-access operation as \overline{RAS} falls, and second, if this is a random-access operation, it functions as an output enable after \overline{CAS} falls.

To use the TMS4161 in the random-access mode, $\overline{TR}/\overline{QE}$ must be high as \overline{RAS} falls. Holding $\overline{TR}/\overline{QE}$ high as \overline{RAS} falls keeps the 256 elements of the shift registers disconnected from the corresponding 256 bit lines of the memory array. If data is to be shifted, the shift registers must be disconnected from the bit lines. Holding $\overline{TR}/\overline{QE}$ low as \overline{RAS} falls enables the 256 switches that connect the shift registers to the bit lines and indicates that a transfer will occur between the shift registers and one of the memory rows.

During random-access operation, once \overline{CAS} has been pulled low, $\overline{TR}/\overline{QE}$ controls when the data will appear at the Q output (if this is a read cycle). Whenever $\overline{TR}/\overline{QE}$ is held high during random-access operation, the Q output will be in the high-impedance state. This feature removes the possibility of an overlap between data on the address lines and data appearing on the Q output making it possible to connect the address lines to the Q and D lines (Use of this organization prohibits the use of the early write cycle.).

TMS4161

65,536-BIT MULTIPOINT VIDEO RAM

address (A0 through A7)

Sixteen address bits are required to decode 1 of 65,536 storage cell locations. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe ($\overline{\text{RAS}}$). Then the eight column-address bits are set up on pins A0 through A7 and latched onto the chip by the column-address strobe ($\overline{\text{CAS}}$). All addresses must be stable on or before the falling edges of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$. $\overline{\text{RAS}}$ is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. $\overline{\text{CAS}}$ is used as a chip select activating the column decoder and the input and output buffers.

write enable ($\overline{\text{W}}$)

The read or write mode is selected through the write-enable ($\overline{\text{W}}$) input. A logic high on the $\overline{\text{W}}$ input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When $\overline{\text{W}}$ goes low prior to $\overline{\text{CAS}}$, data out will remain in the high-impedance state for the entire cycle permitting common I/O operation.

data in (D)

Data is written during a write or read-modify-write cycle. The falling edge of $\overline{\text{CAS}}$ or $\overline{\text{W}}$ strobes data into the on-chip data latch. This latch can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle, $\overline{\text{W}}$ is brought low prior to $\overline{\text{CAS}}$ and the data is strobed in by $\overline{\text{CAS}}$ with setup and hold times referenced to this signal. In a delayed write or read-modify-write cycle, $\overline{\text{CAS}}$ will already be low, thus the data will be strobed in by $\overline{\text{W}}$ with setup and hold times referenced to this signal.

data out (Q)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state as long as $\overline{\text{CAS}}$ or $\overline{\text{TR}}/\overline{\text{OE}}$ is held high. Data will not appear on the output until after both $\overline{\text{CAS}}$ and $\overline{\text{TR}}/\overline{\text{OE}}$ have been brought low. In a read cycle, the guaranteed maximum output enable access time is valid only if t_{CQE} is greater than $t_{\text{CQE MAX}}$, and t_{RLCL} is greater than $t_{\text{RLCL MAX}}$. Likewise, $t_{\text{a(C) MAX}}$ is valid only if t_{RLCL} is greater than $t_{\text{RLCL MAX}}$. Once the output is valid, it will remain valid while $\overline{\text{CAS}}$ and $\overline{\text{TR}}/\overline{\text{OE}}$ are both low; $\overline{\text{CAS}}$ or $\overline{\text{TR}}/\overline{\text{OE}}$ going high will return the output to a high-impedance state. In an early write cycle, the output is always in a high-impedance state. In a delayed write or ready-modify-write cycle, the output will follow the sequence for the read cycle. In a register transfer cycle, the output will always be in a high-impedance state.

refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffer is in high-impedance state unless $\overline{\text{CAS}}$ is applied, the $\overline{\text{RAS}}$ -only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with $\overline{\text{RAS}}$ causes all bits in each row to be refreshed. $\overline{\text{CAS}}$ can remain high (inactive) for this refresh sequence to conserve power.

page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the chip. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. To extend beyond the 256 column locations on a single RAM, the row address and $\overline{\text{RAS}}$ are applied to multiple 64K RAMs. $\overline{\text{CAS}}$ is then decoded to select the proper RAM.

power up

After power up, the power supply must remain at its steady-state value for 1 ms. In addition, $\overline{\text{RAS}}$ must remain high for 100 μs immediately prior to initialization. Initialization consists of performing eight $\overline{\text{RAS}}$ cycles before proper device operation is achieved.

sequential-access operation

$\overline{TR}/\overline{OE}$

Memory transfer operations involving parallel use of the shift register are first indicated by bringing $\overline{TR}/\overline{OE}$ low before \overline{RAS} falls low. This enables the switches connecting the 256 elements of the shift register to the 256 bit lines of the memory array. The \overline{W} line determines whether the data will be transferred from or to the shift registers.

write enable (\overline{W})

In the sequential access mode, \overline{W} determines whether a transfer will occur from the shift registers to the memory array, or from the memory array to the shift registers. To transfer from the shift registers to the memory array, \overline{W} is held low as \overline{RAS} falls, and, to transfer from the memory array to the shift registers, \overline{W} is held high as \overline{RAS} falls. Thus, reads and writes are always with respect to the memory array. The write setup and hold times are referenced to the falling edge of \overline{RAS} for this mode of operation.

row address (A0 through A7)

Eight address bits are required to select one of the 256 possible rows involved in the transfer of data to or from the shift registers. A0-A7, \overline{W} , and $\overline{TR}/\overline{OE}$ are latched on the falling edge of \overline{RAS} .

register column address (A7, A6)

To select one of the four shift registers (transfer from memory to register only), the appropriate 2-bit column address (A7, A6) must be valid when \overline{CAS} falls. However, the \overline{CAS} and register address signals need not be supplied every transfer cycle, only when it is desired to change or select a new register.

SCLK

Data is shifted in and out on the rising edge of SCLK. This makes it possible to view the shift registers as though it were made of 256 rising edge D flip-flops connected D to Q. The TMS4161 is designed to work with a wide range duty cycle clock to simplify system design. Note that data will appear at the SOUT pin not only on the rising edge of SCLK but also after an access time of $t_a(\text{RSO})$ from \overline{RAS} high during a parallel load of the shift registers.

SIN and SOUT

Data is shifted in through the SIN pin and is shifted out through the SOUT pin. The TMS4161 is designed such that it requires 3 ns hold time on SIN as SCLK rises. SOUT is guaranteed not to change for at least 8 ns after SCLK rises. These features make it possible to easily connect TMS4161s together, to allow SOUT to be connected to SIN, and to give external circuitry a full SCLK cycle time to allow manipulation of the serial data. When loading data into the shift register from the serial input in preparation for a shift register to memory transfer operation, the serial clock must be clocked an even number of times. To guarantee proper serial clock sequence after power up, a transfer cycle must be initiated before a serial data stream is applied at SIN.

\overline{SOE}

The serial output enable pin controls the impedance of the serial output, allowing multiplexing of more than one bank of TMS4161 memories into the same external video circuitry. When \overline{SOE} is at a logic low level, SOUT will be enabled and the proper data read out. When \overline{SOE} is at a logic high level, SOUT will be disabled and be in the high-impedance state.

TMS4161

65,536-BIT MULTIPOINT VIDEO RAM

refresh

The shift registers are also dynamic storage elements. The data held in the registers will be lost unless SCLK goes high to shift the data one bit position, a transfer write operation is invoked, or the data is reloaded from the memory array. See specifications for maximum register data retention times. Important: If the shift register has remained idle for a time period which exceeds the maximum SCLK high or SCLK low time, the dynamic clock circuits will also lose charge. Under these conditions, the shift register clocks must be re-enabled by performing any transfer cycle before data can be shifted into or out of the shift register.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Voltage range on any pin except V _{DD} and data out (see Note 1)	-1.5 V to 10 V
Voltage range on V _{DD} supply and data out with respect to V _{SS}	-1 V to 6 V
Short circuit output current	50 mA
Power dissipation	1 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†]Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to V_{SS}.

recommended operating conditions

		MIN	NOM	MAX	UNIT
V _{DD}	Supply voltage	4.5	5	5.5	V
V _{SS}	Supply voltage		0		V
V _{IH}	High-level input voltage	2.4		V _{DD} +0.3	V
V _{IL}	Low-level input voltage (see Notes 2 and 3)	-0.6		0.8	V
T _A	Operating free-air temperature	0		70	°C

- NOTES:
- The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.
 - Due to input protection circuitry, the applied voltage may begin to clamp at -0.6 V; test conditions must comprehend this occurrence.
 - See application report entitled "TMS4164A and TMS4416 Input Protection Diode" on page 9-5.

electrical characteristics over full range of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TMS4161-15			TMS4161-20			UNIT	
		MIN	TYP [†]	MAX	MIN	TYP [†]	MAX		
V _{OH}	High-level output voltage (Q, SOUT)	I _{OH} = -5 mA			2.4			V	
V _{OL}	Low-level output voltage (Q, SOUT)	I _{OL} = 4.2 mA			0.4			V	
I _I	Input current (leakage)	V _I = 0 V to 5.8 V, V _{DD} = 5 V, All other pins = 0 V			± 10			μA	
I _O	Output current (leakage) (Q, SOUT)	V _O = 0.4 V to 5.5 V, V _{DD} = 5 V			± 10			μA	
I _{DD1}	Average operating current during read or write cycle	t _{c(rd)} = minimum cycle time, TR/QE low after RAS falls, ‡ SCLK and SIN low, SOE high, No load on Q and SOUT			50	70	50	70	mA
I _{DD2} [§]	Standby current	After 1 RAS cycle, RAS and CAS high, SCLK and SIN low, SOE high, No load on Q and SOUT			16	20	16	20	mA
I _{DD3}	Average refresh current	t _{c(rd)} = minimum cycle time, CAS high, RAS cycling, SCLK and SIN low, SOE high, TR/QE high, No load on Q and SOUT			42	55	37	50	mA
I _{DD4}	Average page-mode current	t _{c(P)} = minimum cycle time, RAS low, CAS cycling, TR/QE low after RAS falls, SCLK and SIN low, SOE high, No load on Q and SOUT			45	55	40	50	mA
I _{DD5}	Average shift register current (includes I _{DD2})	RAS and CAS high, No load on Q and SOUT, t _{c(SCLK)} = t _{c(SCLK)} min			30	40	30	40	mA
I _{DD6}	Worst case average DRAM and shift register current	t _{c(rd)} = minimum cycle time, t _{c(SCLK)} = minimum cycle time, TR/QE low after RAS falls, No load on Q and SOUT			85	95	80	90	mA

NOTE 5: Additional information on I_{DD1} - I_{DD6} on page 4-40.

[†] All typical values are at T_A = 25 °C and nominal supply voltages.

[‡] See appropriate timing diagram.

[§] V_{IL} > -0.6 V.

4
Dynamic RAMs

TMS4161

65,536-BIT MULTIPOINT VIDEO RAM

capacitance over recommended supply voltage and operating free-air temperature range, $f = 1$ MHz

PARAMETER		TYP [†]	MAX	UNIT
$C_{i(A)}$	Input capacitance, address inputs	4	5	pF
$C_{i(D)}$	Input capacitance, data input	4	5	
$C_{i(RC)}$	Input capacitance, strobe inputs	8	10	
$C_{i(W)}$	Input capacitance, write enable input	8	10	
$C_{i(CK)}$	Input capacitance, serial clock	8	10	
$C_{i(SI)}$	Input capacitance, serial in	4	5	
$C_{i(SOE)}$	Input capacitance, serial output enable	4	5	
$C_{i(TR)}$	Input capacitance, register transfer input	4	5	
$C_{o(Q)}$	Output capacitance, random-access data	5	7	
$C_{o(SOUT)}$	Output capacitance, serial out	5	7	

[†] All typical values are at $T_A = 25^\circ\text{C}$ and nominal supply voltages.

switching characteristics over recommended supply voltage range and operating free-air temperature range (see Figure 1)

PARAMETER	TEST CONDITIONS [†]	ALT. SYMBOL	TMS4161-15		TMS4161-20		UNIT
			MIN	MAX	MIN	MAX	
$t_{a(C)}$	Access time from $\overline{\text{CAS}}$	$C_L = 100$ pF	t_{CAC}	100	135	ns	
$t_{a(OE)}$	Access time of Q from $\overline{\text{TR/OE}}$ low	$C_L = 100$ pF		40	50		
$t_{a(R)}$	Access time from $\overline{\text{RAS}}$	$t_{RLCL} = \text{MAX}$, $C_L = 100$ pF	t_{RAC}	150	200		
$t_{a(RSO)}$	SOUT access time from $\overline{\text{RAS}}$ high	$C_L = 30$ pF		65	85		
$t_{a(SOE)}$	Access time from $\overline{\text{SOE}}$ low to SOUT	$C_L = 30$ pF		20	25		
$t_{a(SO)}$	Access time from SCLK	$C_L = 30$ pF		45	50		
$t_{dis(CH)}^{\ddagger}$	Q output disable time from $\overline{\text{CAS}}$ high	$C_L = 100$ pF	t_{OFF}	40	40		
$t_{dis(OE)}^{\ddagger}$	Q output disable time from $\overline{\text{TR/OE}}$ high	$C_L = 100$ pF		30	40		
$t_{dis(SOE)}^{\ddagger}$	Serial output disable time from $\overline{\text{SOE}}$ high	$C_L = 30$ pF		20	25		

[†] Figure 1 shows the load circuit.

[‡] The maximum values for $t_{dis(CH)}$, $t_{dis(OE)}$, and $t_{dis(SOE)}$ define the time at which the output achieves the open circuit condition and are not referenced to V_{OH} or V_{OL} .

timing requirements over recommended supply voltage range and operating free-air temperature range

	ALT. SYMBOL	TMS4161-15		TMS4161-20		UNIT
		MIN	MAX	MIN	MAX	
t _c (P) Page-mode cycle time	t _{PC}	160		225		ns
t _c (rd) Read cycle time [†]	t _{RC}	240		315		ns
t _c (W) Write cycle time	t _{WC}	240		315		ns
t _c (TW) Transfer write cycle time [‡]		240		315		ns
t _c (Trd) Transfer read cycle time		240		315		ns
t _c (rdW) Read-write/read-modify-write cycle time	t _{RWC}	265		330		ns
t _c (SCLK) Serial-clock cycle time	t _{SCC}	45	50,000	50	50,000	ns
t _w (CH) Pulse duration, $\overline{\text{CAS}}$ high (precharge time) [§]	t _{CP}	50		80		ns
t _w (CL) Pulse duration, $\overline{\text{CAS}}$ low [¶]	t _{CAS}	100	10,000	135	10,000	ns
t _w (RH) Pulse duration, $\overline{\text{RAS}}$ high (precharge time)	t _{RP}	80		105		ns
t _w (RL) Pulse duration, $\overline{\text{RAS}}$ low [#]	t _{RAS}	150	10,000	200	10,000	ns
t _w (W) Write pulse duration	t _{WP}	45		45		ns
t _w (CKL) Pulse duration, SCLK low		10		10		ns
t _w (CKH) Pulse duration, SCLK high		12		12		ns
t _w (QE) $\overline{\text{TR}}/\overline{\text{QE}}$ pulse duration low time (read cycle)		40		40		ns
t _t Transition times (rise and fall) $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, and SCLK	t _T	3	50	3	50	ns
t _{su} (CA) Column-address setup time	t _{ASC}	0		0		ns
t _{su} (RA) Row-address setup time	t _{ASR}	0		0		ns
t _{su} (RW) $\overline{\text{W}}$ setup time before $\overline{\text{RAS}}$ low with $\overline{\text{TR}}/\overline{\text{QE}}$ low		0		0		ns
t _{su} (D) Data setup time	t _{DS}	0		0		ns
t _{su} (rd) Read-command setup time	t _{RCS}	0		0		ns
t _{su} (WCL) Early write-command setup time before $\overline{\text{CAS}}$ low	t _{WCS}	-5		-5		ns
t _{su} (WCH) Write-command setup time before $\overline{\text{CAS}}$ high	t _{CWL}	40		60		ns
t _{su} (WRH) Write-command setup time before $\overline{\text{RAS}}$ high	t _{RWL}	40		60		ns
t _{su} (TR) $\overline{\text{TR}}/\overline{\text{QE}}$ setup time before $\overline{\text{RAS}}$ low		0		0		ns
t _{su} (SI) Serial-data setup time before SCLK high		6		6		ns
t _h (SI) Serial-data-in hold time after SCLK high		3		3		ns
t _h (CLCA) Column-address hold time after $\overline{\text{CAS}}$ low	t _{CAH}	45		55		ns
t _h (RA) Row-address hold time	t _{RAH}	20		25		ns
t _h (RW) $\overline{\text{W}}$ hold time after $\overline{\text{RAS}}$ low with $\overline{\text{TR}}/\overline{\text{QE}}$ low		20		20		ns
t _h (RLCA) Column-address hold time after $\overline{\text{RAS}}$ low	t _{AR}	95		120		ns
t _h (CLD) Data hold time after $\overline{\text{CAS}}$ low	t _{DH}	60		80		ns
t _h (RLD) Data hold time after $\overline{\text{RAS}}$ low	t _{DHR}	110		145		ns
t _h (WLD) Data hold time after $\overline{\text{W}}$ low	t _{DH}	45		55		ns
t _h (CHrd) Read-command hold time after $\overline{\text{CAS}}$ high	t _{RCH}	0		0		ns

(Continued next page.)

NOTE 6: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, V_{IL} max and V_{IH} min must be met at the 10% and 90% points.

[†]All cycle times assume t_t = 5 ns except t_c(SCLK) which assumes t_t = 3 ns.

[‡]Multiple transfer write cycles require separation by either a 500 ns $\overline{\text{RAS}}$ -precharge interval or any other active $\overline{\text{RAS}}$ -cycle.

[§]Page-mode only.

[¶]In a read-modify-write cycle, t_{CLWL} and t_{su}(WCH) must be observed. Depending on the user's transition times, this may require additional $\overline{\text{CAS}}$ low time (t_w(CL)). This applies to page-mode read-modify-write also.

[#]In a read-modify-write cycle, t_{RLWL} and t_{su}(WRH) must be observed. Depending on the user's transition times, this may require additional $\overline{\text{RAS}}$ low time (t_w(RL)).

TMS4161

65,536-BIT MULTIPOINT VIDEO RAM

timing requirements over recommended supply voltage range and operating free-air temperature range (concluded)

	ALT. SYMBOL	TMS4161-15		TMS4161-20		UNIT
		MIN	MAX	MIN	MAX	
$t_h(\text{RHrd})$ Read-command hold time after $\overline{\text{RAS}}$ high	t_{RRH}	5		5		ns
$t_h(\text{CLW})$ Write-command hold time after $\overline{\text{CAS}}$ low	t_{WCH}	60		80		ns
$t_h(\text{RLW})$ Write-command hold time after $\overline{\text{RAS}}$ low	t_{WCR}	110		145		ns
$t_h(\text{RSO})$ Serial-data-out hold time after $\overline{\text{RAS}}$ low with $\overline{\text{TR}}/\overline{\text{OE}}$ low		30		30		ns
$t_h(\text{SO})$ Serial-data-out hold time after SCLK high		8		8		ns
$t_h(\text{TR})$ $\overline{\text{TR}}/\overline{\text{OE}}$ hold time after $\overline{\text{RAS}}$ low (transfer)		20		20		ns
t_{RLCH} Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ high	t_{CSH}	150		200		ns
t_{CHRL} Delay time, $\overline{\text{CAS}}$ high to $\overline{\text{RAS}}$ low	t_{CRP}	0		0		ns
t_{CLQEH} Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{OE}}$ high		100		135		ns
t_{CLRH} Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{RAS}}$ high	t_{RSH}	100		135		ns
t_{CLWL} Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{W}}$ low (read-modify-write cycle only)	t_{CWD}	65		75		ns
t_{CQE} Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{OE}}$ low (maximum value specified only to guarantee $t_a(\text{QE})$ access time)			60		85	ns
t_{RHSC} Delay time, $\overline{\text{RAS}}$ high to SCLK high		80	50,000	80	50,000	ns
t_{RLCL} Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ low (maximum value specified only to guarantee access time)	t_{RCD}	25	50	30	65	ns
t_{RLWL} Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{W}}$ low (read-modify-write cycle only)	t_{RWD}	135		150		ns
t_{CKRL} Delay time, SCLK high before $\overline{\text{RAS}}$ low with $\overline{\text{TR}}/\overline{\text{OE}}$ low ¹		10	50,000	10	50,000	ns
$t_{\text{rf}}(\text{MA})$ Refresh time interval, memory array	t_{REF1}		4		4	ms
$t_{\text{rf}}(\text{SR})$ Refresh time interval, shift register [☆]	t_{REF2}		50,000		50,000	ns

NOTE 6: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, V_{IL} max and V_{IH} min must be met at the 10% and 90% points.

¹SCLK may be high or low during $t_w(\text{RL})$, but there can not be any positive edge transitions on SCLK for a minimum of 10 ns prior to $\overline{\text{RAS}}$ going low with $\overline{\text{TR}}/\overline{\text{OE}}$ low (i.e., before a transfer cycle).

[☆]See "refresh" on page 4-22.

PARAMETER MEASUREMENT INFORMATION





FIGURE 1. LOAD CIRCUIT


read cycle timing




TMS4161
65,536-BIT MULTIPORT VIDEO RAM

early write cycle timing

4
 Dynamic RAMS



write cycle timing





†The enable time (t_{en}) for a write cycle is equal in duration to the access time from \overline{CAS} ($t_a(C)$) in a read cycle; but the active levels at the output are invalid.

TMS4161
65,536-BIT MULTIPORT VIDEO RAM

read-write/read-modify-write cycle timing


4
 Dynamic RAMS






NOTES: 7. Timing is for non-multiplexed D, Q, and Address lines.
 8. A write cycle or a read-modify-write cycle can be intermixed with read cycles as long as the write and read-modify-write timing specifications are not violated.

page-mode write cycle timing



- NOTES:
- Timing is for non-multiplexed D, Q, and Address lines.
 - A read cycle or a read-modify-write cycle can be intermixed with write cycles as long as the read and read-modify-write timing specifications are not violated.


page-mode read-modify-write cycle timing



- NOTES: 7. Timing is for non-multiplexed D, Q, and Address lines.
 10. A read cycle or a write cycle can be intermixed with read-modify-write cycles as long as the read and write timing specifications are not violated.


TMS4161
65,536-BIT MULTIPOINT VIDEO RAM

RAS-only refresh timing



4
 Dynamic RAMs

shift register to memory timing




- NOTES: 11. The shift register to memory cycle is used to transfer data from the shift register to the memory array. Every one of the 256 locations in the shift register is written into the 256 columns of the selected row. Note that the data that was in the shift register may have resulted, either from a serial shift in or from a parallel load of the shift register from one of the memory array rows.
12. $\overline{\text{SOE}}$ assumed low.
13. SCLK may be high or low during $t_w(\text{RL})$.

TMS4161
65,536-BIT MULTIPOINT VIDEO RAM


memory to shift register timing

4
Dynamic RAMS




- NOTES: 12. \overline{SOE} assumed low.
 13. SCLK may be high or low during $t_w(RL)$.
 14. The memory to shift register cycle is used to load the shift register in parallel from the memory array. Every one of the 256 locations in the shift register are written into from the 256 columns of the selected row. Note that the data that is loaded into the shift register may be either shifted out or written back into another row.

serial data shift timing



- NOTES: 15. When loading data into the shift register from the serial input in preparation for a shift register to memory transfer operation, the serial clock must be clocked an even number of times.
16. While shifting data through the serial shift register, the state of $\overline{\text{TR}}/\overline{\text{QE}}$ is a don't care as long as $\overline{\text{TR}}/\overline{\text{QE}}$ is held high when $\overline{\text{RAS}}$ goes low and $t_{su}(\text{TR})$ and $t_h(\text{TR})$ timings are observed. This requirement avoids the initiation of a register-to-memory or memory-to-register data transfer operation. The serial data transfer cycle is used to shift data in and/or out of the shift register.

shift register to memory multiple timing




$\overline{\text{CAS}}$ and register address need not be supplied every cycle, only when it is desired to change or select a new register length.

NOTES: 12. SOE assumed low.

- 17. The shift register to memory multiple cycle is used to write the shift register data to more than one row of the memory array. An application of this could be clearing all memory. To do this, the SIN line would be held at 0 to fill all locations in the shift register with 0's. The shift register would then be written into all 256 rows of the memory array in 256 cycles. The random output port Q will be in a high-impedance state as long as register transfer cycles are selected.
- 18. SCLK is a don't care except that no positive transitions on SCLK can occur for a period equal to t_{CKRL} prior to $\overline{\text{RAS}}$ falling with $\overline{\text{TR/OE}}$ low.

memory to shift register to memory multiple timing




- [†]CAS and register address need not be supplied every transfer cycle, only when it is desired to change from one register address to another.
- NOTES:
12. SOE assumed low.
 18. SCLK is a don't care except that no positive transitions on SCLK can occur for a period equal to t_{CKRL} prior to RAS falling with TR/QE low.
 19. The memory to shift register to memory multiple cycle is used to reorder the rows within the memory array itself. First, the data in a row is stored in the shift register and then it is written into other selected rows. The random output port Q will be in a high-impedance state as long as register transfer cycles are selected.


TMS4161
65,536-BIT MULTIPOINT VIDEO RAM

4
Dynamic RAMs


I_{DD1}
 vs
 CYCLE TIME




I_{DD3}
 vs
 CYCLE TIME



I_{DD5}
 vs
 CYCLE TIME



I_{DD6}
 vs.
 CYCLE TIME



TMS4164

65,536-BIT DYNAMIC RANDOM-ACCESS MEMORY

MAY 1985—REVISED NOVEMBER 1985

This Data Sheet Is Applicable to All TMS4164s Symbolized with Code "A" as Described on Page 4-57.



- 65,536 X 1 Organization
- Single 5-V Supply (10% Tolerance)
- JEDEC Standardized Pinout in Dual-in-Line Package
- Performance Ranges:

	ACCESS TIME (MAX)	ACCESS COLUMN ADDRESS (MAX)	READ OR WRITE CYCLE (MIN)	READ-MODIFY OR WRITE CYCLE (MIN)
'4164-12	120 ns	70 ns	230 ns	255 ns
'4164-15	150 ns	85 ns	260 ns	290 ns
'4164-20	200 ns	135 ns	330 ns	345 ns

- Upward Pin Compatible with TMS4116 (16K Dynamic RAM)
- First Military Version of 64K DRAM
- Also Available with MIL-STD-883B Processing and L(0°C to 70°C), E(-40°C to 85°C), S(-55°C to 100°C), or M(-55°C to 125°C) Temperature Ranges
- Operations of the TMS4164 Can Be Controlled by TI's TMS4500A and/or THCT4501 Dynamic RAM Controllers
- Long Refresh Period . . . 4 ms
- Low Refresh Overhead Time . . . As Low As 1.8% of Total Refresh Period
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Unlatched Output
- Common I/O Capability with Early Write Feature
- Page-Mode Operation for Faster Access
- Low Power Dissipation
 - Operating . . . 135 mW (Typ)
 - Standby . . . 17.5 mW (Typ)
- SMOS (Scaled-MOS) N-Channel Technology

description

The TMS4164 is a high-speed, 65,536-bit, dynamic random-access memory, organized as 65,536 words of one bit each. It employs state-of-the-art SMOS (scaled MOS) N-channel double-level polysilicon gate technology for very high performance combined with low cost and improved reliability.



PIN NOMENCLATURE	
A0-A7	Address Inputs
CAS	Column-Address Strobe
D	Data In
NC	No Connection
Q	Data Out
RAS	Row-Address Strobe
VDD	5-V Supply
VSS	Ground
W	Write Enable

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

Copyright © 1985, Texas Instruments Incorporated

TMS4164

65,536-BIT DYNAMIC RANDOM-ACCESS MEMORY

The TMS4164 features $\overline{\text{RAS}}$ access times of 120 ns, 150 ns, and 200 ns maximum. Power dissipation is 135 mW typical operating and 17.5 mW typical standby.

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with $\overline{\text{RAS}}$ in order to retain data. $\overline{\text{CAS}}$ can remain high during the refresh sequence to conserve power.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address lines and data in are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility. Pin 1 has no internal connection to allow compatibility with other 64K RAMs that use this pin for an additional function.

The TMS4164 is offered in 16-pin dual-in-line plastic (N suffix) and 18-lead plastic chip carrier (FP suffix) packages. The dual-in-line plastic package is designed for insertion in mounting-hole rows on 7,62-mm (300-mil) centers. The TMS4164 is guaranteed for operation from 0°C to 70°C.

4

operation

address (A0 through A7)

Sixteen address bits are required to decode 1 of 65,536 storage cell locations. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe ($\overline{\text{RAS}}$). Then the eight column-address bits are set up on pins A0 through A7 and latched onto the chip by the column-address strobe ($\overline{\text{CAS}}$). All addresses must be stable on or before the falling edges of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$. $\overline{\text{RAS}}$ is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. $\overline{\text{CAS}}$ is used as a chip select activating the column decoder and the input and output buffers.

write enable ($\overline{\text{W}}$)

The read or write mode is selected through the write-enable ($\overline{\text{W}}$) input. A logic high on the $\overline{\text{W}}$ input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When $\overline{\text{W}}$ goes low prior to $\overline{\text{CAS}}$, data out will remain in the high-impedance state for the entire cycle permitting common I/O operation.

data in (D)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of $\overline{\text{CAS}}$ or $\overline{\text{W}}$ strobes data into the on-chip data latch. This latch can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle, $\overline{\text{W}}$ is brought low prior to $\overline{\text{CAS}}$ and the data is strobed in by $\overline{\text{CAS}}$ with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle, $\overline{\text{CAS}}$ will already be low, thus the data will be strobed in by $\overline{\text{W}}$ with setup and hold times referenced to this signal.

data out (Q)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until $\overline{\text{CAS}}$ is brought low. In a read cycle the output goes active after the access time interval $t_{a(C)}$ that begins with the negative transition of $\overline{\text{CAS}}$ as long as $t_{a(R)}$ is satisfied. The output becomes valid after the access time has elapsed and remains valid while $\overline{\text{CAS}}$ is low; $\overline{\text{CAS}}$ going high returns it to a high-impedance state. In an early write cycle, the output is always in the high-impedance state. In a delayed-write or read-modify-write cycle, the output will follow the sequence for the read cycle.

refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffer is in the high-impedance state unless $\overline{\text{CAS}}$ is applied, The $\overline{\text{RAS}}$ -only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with $\overline{\text{RAS}}$ causes all bits in each row to be refreshed. $\overline{\text{CAS}}$ can remain high (inactive) for this refresh sequence to conserve power.


page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing random column addresses onto the chip. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. To extend beyond the 256 column locations on a single RAM, the row address and RAS are applied to multiple 64K RAMs. CAS is then decoded to select the proper RAM.

power up

After power up, the power supply must remain at its steady-state value for 1 ms. In addition, $\overline{\text{RAS}}$ must remain high for 100 μs immediately prior to initialization. Initialization consists of performing eight RAS cycles before proper device operation is achieved.


logic symbol†



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the dual-in-line package.

TMS4164
65,536-BIT DYNAMIC RANDOM-ACCESS MEMORY

functional block diagram



4 Dynamic RAMs

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Voltage on any pin except V _{DD} and data out (see Note 1)	-1.5 V to 10 V
Voltage on V _{DD} supply and data out with respect to V _{SS}	-1 V to 6 V
Short circuit output current	50 mA
Power dissipation	1 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values in this data sheet are with respect to V_{SS}.

2. Additional information concerning the handling of ESD sensitive devices is available in a document entitled "Guidelines for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies" in Section 12.

TMS4164

65,536-BIT DYNAMIC RANDOM-ACCESS MEMORY

recommended operating conditions

		MIN	NOM	MAX	UNIT
V _{DD}	Supply voltage	4.5	5	5.5	V
V _{SS}	Supply voltage		0		V
V _{IH}		V _{DD} = 4.5 V	2.4	4.8	V
		V _{DD} = 5.5 V	2.4	6	
V _{IL}	Low-level input voltage (see Notes 3 and 4)	-0.6		0.8	V
T _A	Operating free-air temperature	0		70	°C

NOTES: 3. The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

4. Due to input protection circuitry, the applied voltage may begin to clamp at -0.6 V. Test conditions must comprehend this occurrence. See application report entitled "TMS4164A and TMS4416 Input Protection Diode" on page 9-5.

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TMS4164-12		TMS4164-15		UNIT
		MIN	TYP [†] MAX	MIN	TYP [†] MAX	
V _{OH}	High-level output voltage I _{OH} = -5 mA	2.4		2.4		V
V _{OL}	Low-level output voltage I _{OL} = 4.2 mA		0.4		0.4	V
I _I	Input current (leakage) V _I = 0 V to 5.8 V, V _{DD} = 5 V, All other pins = 0 V		± 10		± 10	μA
I _O	Output current (leakage) V _O = 0.4 to 5.5 V, V _{DD} = 5 V, CAS high		± 10		± 10	μA
I _{DD1} [‡]	Average operating current during read or write cycle t _C = minimum cycle, All outputs open		40 48		35 45	mA
I _{DD2} [§]	Standby current After 1 memory cycle, RAS and CAS high, All outputs open		3.5 5		3.5 5	mA
I _{DD3} [‡]	Average refresh current t _C = minimum cycle, CAS high and RAS cycling, All outputs open		28 40		25 37	mA
I _{DD4}	Average page-mode current t _{C(P)} = minimum cycle, RAS low and CAS cycling, All outputs open		28 40		25 37	mA

[†] All typical values are at T_A = 25°C and nominal supply voltages.

[‡] Additional information on page 4-58.

[§] V_{IL} > -0.6V. See application report entitled "TMS4164A and TMS4416 Input Protection Diode" on page 9-5.

4

Dynamic RAMs

TMS4164

65,536-BIT DYNAMIC RANDOM-ACCESS MEMORY

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	TMS4164-20			UNIT
			MIN	TYP [†]	MAX	
V _{OH}	High-level output voltage	I _{OH} = -5 mA	2.4			V
V _{OL}	Low-level output voltage	I _{OL} = 4.2 mA	0.4			V
I _I	Input current (leakage)	V _I = 0 V to 5.8 V, V _{DD} = 5 V All other pins = 0 V	±10			μA
I _O	Output current (leakage)	V _O = 0.4 to 5.5 V, V _{DD} = 5 V, CAS high	±10			μA
I _{DD1} [‡]	Average operating current during read or write cycle	t _c = minimum cycle All outputs open	27	37		mA
I _{DD2} [§]	Standby current	After 1 memory cycle, RAS and CAS high, All outputs open	3.5	5		mA
I _{DD3} [‡]	Average refresh current	t _c = minimum cycle, CAS high and RAS cycling, All outputs open	20	32		mA
I _{DD4}	Average page-mode current	t _{c(P)} = minimum cycle, RAS low and CAS cycling, All outputs open	20	32		mA

[†] All typical values are at T_A = 25°C and nominal supply voltages.

[‡] Additional information on page 4-58.

[§] V_{IL} > -0.6V. See application report entitled "TMS4164A and TMS4416 Input Protection Diode" on page 9-5.

capacitance over recommended supply voltage range and operating free-air temperature range,
f = 1 MHz

PARAMETER		TYP [†]	MAX	UNIT
C _{i(A)}	Input capacitance, address inputs	4	5	pF
C _{i(D)}	Input capacitance, data input	4	5	pF
C _{i(RC)}	Input capacitance strobe inputs	6	8	pF
C _{i(W)}	Input capacitance, write enable input	6	8	pF
C _o	Output capacitance	5	6	pF

[†] All typical values are at T_A = 25°C and nominal supply voltages.

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TMS4164-12		TMS4164-15		UNIT
			MIN	MAX	MIN	MAX	
t _{A(C)}	Access time from $\overline{\text{CAS}}$	C _L = 100 pF, Load = 2 Series 74 TTL gates	70		85		ns
t _{a(R)}	Access time from $\overline{\text{RAS}}$	C _L = 100 pF, t _{RLCL} = MAX, Load = 2 Series 74 TTL gates	120		150		ns
t _{dis(CH)}	Output disable time after $\overline{\text{CAS}}$ high	C _L = 100 pF, Load = 2 Series 74 TTL gates	0	40	0	40	ns

TMS4164
65,536-BIT DYNAMIC RANDOM-ACCESS MEMORY

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TMS4164-20		UNIT
			MIN	MAX	
$t_{a(C)}$ Access time from \overline{CAS}	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{CAC}	135		ns
$t_{a(R)}$ Access time from \overline{RAS}	$C_L = 100$ pF, $t_{RLCL} = \text{MAX}$, Load = 2 Series 74 TTL gates	t_{RAC}	200		ns
$t_{dis(CH)}$ Output disable time after \overline{CAS} high	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{OFF}	0	50	ns

TMS4164 65,536-BIT DYNAMIC RANDOM-ACCESS MEMORY

timing requirements over recommended supply voltage range and operating free-air temperature range (see Note 1)

	ALT. SYMBOL	TMS4164-12		TMS4164-15		UNIT
		MIN	MAX	MIN	MAX	
$t_{c(P)}$ Page-mode cycle time	t_{PC}	130		145		ns
$t_{c(rd)}$ Read cycle time [†]	t_{RC}	230		260		ns
$t_{c(W)}$ Write cycle time	t_{WC}	230		260		ns
$t_{c(rdW)}$ Read-write/read-modify-write cycle time	t_{RWC}	255		290		ns
$t_{w(CH)}$ Pulse duration, \overline{CAS} high (precharge time) [‡]	t_{CP}	50		50		ns
$t_{w(CL)}$ Pulse duration, \overline{CAS} low [§]	t_{CAS}	70	10,000	85	10,000	ns
$t_{w(RH)}$ Pulse duration, \overline{RAS} high (precharge time)	t_{RP}	80		100		ns
$t_{w(RL)}$ Pulse duration, \overline{RAS} low [†]	t_{RAS}	120	10,000	150	10,000	ns
$t_{w(W)}$ Write pulse duration	t_{WP}	40		45		ns
t_t Transition times (rise and fall) for \overline{RAS} and \overline{CAS}	t_T	3	50	3	50	ns
$t_{su(CA)}$ Column-address setup time	t_{ASC}	-5		-5		ns
$t_{su(RA)}$ Row-address setup time	t_{ASR}	0		0		ns
$t_{su(D)}$ Data setup time	t_{DS}	0		0		ns
$t_{su(rd)}$ Read-command setup time	t_{RCS}	0		0		ns
$t_{su(WCH)}$ Write-command setup time before \overline{CAS} high	t_{CWL}	50		50		ns
$t_{su(WRH)}$ Write-command setup time before \overline{RAS} high	t_{RWL}	50		50		ns
$t_h(CLCA)$ Column-address hold time after \overline{CAS} low	t_{CAH}	40		45		ns
$t_h(RA)$ Row-address hold time	t_{RAH}	15		20		ns
$t_h(RLCA)$ Column-address hold time after \overline{RAS} low	t_{AR}	85		95		ns
$t_h(CLD)$ Data hold time after \overline{CAS} low	t_{DHC}	40		45		ns
$t_h(RLD)$ Data hold time after \overline{RAS} low	t_{DHR}	85		95		ns
$t_h(WLD)$ Data hold time after \overline{W} low	t_{DHW}	40		45		ns
$t_h(CHrd)$ Read-command hold time after \overline{CAS} high	t_{RCH}	0		0		ns
$t_h(RHrd)$ Read-command hold time after \overline{RAS} high	t_{RRH}	5		5		ns
$t_h(CLW)$ Write-command hold time after \overline{CAS} low	t_{WCH}	40		45		ns
$t_h(RLW)$ Write-command hold time after \overline{RAS} low	t_{WCR}	85		95		ns
t_{RLCH} Delay time, \overline{RAS} low to \overline{CAS} high	t_{CSH}	120		150		ns
t_{CHRL} Delay time, \overline{CAS} high to \overline{RAS} low	t_{CRP}	0		0		ns
t_{CLRH} Delay time, \overline{CAS} low to \overline{RAS} high	t_{RSH}	70		85		ns
t_{CLWL} Delay time, \overline{CAS} low to \overline{W} low (read-modify-write cycle only)	t_{CWD}	40		60		ns
t_{RLCL} Delay time, \overline{RAS} low to \overline{CAS} low (maximum value specified only to guarantee access time)	t_{RCD}	15	50	20	65	ns
t_{RLWL} Delay time, \overline{RAS} low to \overline{W} low (read-modify-write cycle only)	t_{RWD}	110		120		ns
t_{WLCL} Delay time, \overline{W} low to \overline{CAS} low (early write cycle)	t_{WCS}	-5		-5		ns
t_{rf} Refresh time interval	t_{REF}		4		4	ms

NOTE 1: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, V_{IL} max and V_{IH} min must be met at the 10% and 90% points.

[†] All cycle times assume $t_t = 5$ ns.

[‡] Page mode only.

[§] In a read-modify-write cycle, t_{CLWL} and $t_{su(WCH)}$ must be observed. Depending on the user's transition times, this may require additional \overline{CAS} low time ($t_{w(CL)}$). This applies to page-mode read-modify-write also.

[¶] In a read-modify-write cycle, t_{RLWL} and $t_{su(WRH)}$ must be observed. Depending on the user's transition times, this may require additional \overline{RAS} low time ($t_{w(RL)}$).

TMS4164

65,536-BIT DYNAMIC RANDOM-ACCESS MEMORY

timing requirements over recommended supply voltage range and operating free-air temperature range (see Note 1)

	ALT. SYMBOL	TMS4164-20		UNIT
		MIN	MAX	
$t_c(P)$ Page-mode cycle time	t_{PC}	225		ns
$t_{c(rd)}$ Read cycle time [†]	t_{RC}	330		ns
$t_c(W)$ Write cycle time	t_{WC}	330		ns
$t_{c(rdW)}$ Read-write/read-modify-write cycle time	t_{RWC}	345		ns
$t_w(CH)$ Pulse duration, \overline{CAS} high (precharge time) [‡]	t_{CP}	80		ns
$t_w(CL)$ Pulse duration, \overline{CAS} low [§]	t_{CAS}	135	10,000	ns
$t_w(RH)$ Pulse duration, \overline{RAS} high (precharge time)	t_{RP}	120		ns
$t_w(RL)$ Pulse duration, \overline{RAS} low [¶]	t_{RAS}	200	10,000	ns
$t_w(W)$ Write pulse duration	t_{WP}	55		ns
t_t Transition times (rise and fall) for \overline{RAS} and \overline{CAS}	t_T	3	50	ns
$t_{su(CA)}$ Column-address setup time	t_{ASC}	-5		ns
$t_{su(RA)}$ Row-address setup time	t_{ASR}	0		ns
$t_{su(D)}$ Data setup time	t_{DS}	0		ns
$t_{su(rd)}$ Read-command setup time	t_{RCS}	0		ns
$t_{su(WCH)}$ Write-command setup time before \overline{CAS} high	t_{CWL}	60		ns
$t_{su(WRH)}$ Write-command setup time before \overline{RAS} high	t_{RWL}	60		ns
$t_h(CLCA)$ Column-address hold time after \overline{CAS} low	t_{CAH}	55		ns
$t_h(RA)$ Row-address hold time	t_{RAH}	25		ns
$t_h(RLCA)$ Column-address hold time after \overline{RAS} low	t_{AR}	120		ns
$t_h(CLD)$ Data hold time after \overline{CAS} low	t_{DHC}	55		ns
$t_h(RLD)$ Data hold time after \overline{RAS} low	t_{DHR}	145		ns
$t_h(WLD)$ Data hold time after \overline{W} low	t_{DHW}	55		ns
$t_h(CHrd)$ Read-command hold time after \overline{CAS} high	t_{RCH}	0		ns
$t_h(RHrd)$ Read-command hold time after \overline{RAS} high	t_{RRH}	5		ns
$t_h(CLW)$ Write-command hold time after \overline{CAS} low	t_{WCH}	55		ns
$t_h(RLW)$ Write-command hold time after \overline{RAS} low	t_{WCR}	145		ns
t_{RLCH} Delay time, \overline{RAS} low to \overline{CAS} high	t_{CSH}	200		ns
t_{CHRL} Delay time, \overline{CAS} high to \overline{RAS} low	t_{CRP}	0		ns
t_{CLRH} Delay time, \overline{CAS} low to \overline{RAS} high	t_{RSH}	135		ns
t_{CLWL} Delay time, \overline{CAS} low to \overline{W} low (read-modify-write cycle only)	t_{CWD}	65		ns
t_{RLCL} Delay time, \overline{RAS} low to \overline{CAS} low (maximum value specified only to guarantee access time)	t_{RCD}	25	65	ns
t_{RLWL} Delay time, \overline{RAS} low to \overline{W} low (read-modify-write cycle only)	t_{RWD}	130		ns
t_{WLCL} Delay time, \overline{W} low to \overline{CAS} low (early write cycle)	t_{WCS}	-5		ns
t_{rf} Refresh time interval	t_{REF}		4	ms

NOTE 1: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, V_{IL} max and V_{IH} min must be met at the 10% and 90% points.

[†] All cycle times assume $t_t = 5$ ns.

[‡] Page mode only.

[§] In a read-modify-write cycle, t_{CLWL} and $t_{su(WCH)}$ must be observed. Depending on the user's transition times, this may require additional \overline{CAS} low time ($t_w(CL)$). This applies to page-mode read-modify-write also.

[¶] In a read-modify-write cycle, t_{RLWL} and $t_{su(WRH)}$ must be observed. Depending on the user's transition times, this may require additional \overline{RAS} low time ($t_w(RL)$).

4

Dynamic RAMs

PARAMETER MEASUREMENT INFORMATION





FIGURE 1. LOAD CIRCUIT


4

read cycle timing

Dynamic RAMS



early write cycle timing




4
Dynamic RAMs

TMS4164
65,536-BIT DYNAMIC RANDOM-ACCESS MEMORY


write cycle timing

4
Dynamic RAMs




† The enable time (t_{en}) for a write cycle is equal in duration to the access time from \overline{CAS} ($t_{a(C)}$) in a read cycle; but the active levels at the output are invalid.

read-modify-write cycle timing




page-mode read cycle timing

4
 Dynamic RAMS



NOTE 2: A write cycle or a read-modify-write cycle can be intermixed with read cycles as long as the write and read-modify-write timing specifications are not violated.


page-mode write cycle timing



NOTE 3: A read cycle or a read-modify-write cycle can be intermixed with write cycles as long as the read and read-modify-write timing specifications are not violated.

TMS4164 65,536-BIT DYNAMIC RANDOM-ACCESS MEMORY

RAS-only refresh timing





4

Dynamic RAMs

device symbolization


This data sheet is applicable to all TI TMS4164 Dynamic RAMs with the code "A" to the left of the date code as shown below:




TYPICAL CHARACTERISTICS

4
Dynamic RAMs


TYPICAL SUPPLY CURRENT
 vs
 FREE-AIR TEMPERATURE




TYPICAL SUPPLY CURRENT
 vs
 SUPPLY VOLTAGE




TYPICAL SUPPLY CURRENT
 vs
 SUPPLY VOLTAGE




TYPICAL SUPPLY CURRENT
 vs
 SUPPLY VOLTAGE




ACCESS TIME
vs
FREE-AIR TEMPERATURE




ACCESS TIME
vs
SUPPLY VOLTAGE



RAS/CAS INPUT LEVEL
vs
SUPPLY VOLTAGE



AVERAGE CURRENT
DURING AN OPERATING CYCLE



TMS41128B


131,072-BIT DYNAMIC RANDOM-ACCESS MEMORY

APRIL 1985—REVISED NOVEMBER 1985

- 2 X 65,536 X 1 Organization
- Single 5-V Supply (10% Tolerance)
- Operating Free-Air Temperature . . . 0°C to 70°C
- Long Refresh Period . . . 4 ms
- Low Refresh Overhead Time . . . As Low As 1.8% of Total Refresh Period
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Unlatched Output
- Common I/O Capability with "Early Write" Feature
- Page-Mode Operation for Faster Access
- Low Power Dissipation
 - Operating . . . 193 mW (Typ)
 - Standby . . . 35 mW (Typ)
- Max Access/Min Cycle Times:

	ACCESS TIME ROW ADDRESS (MAX)	ACCESS TIME COLUMN ADDRESS (MAX)	READ OR WRITE CYCLE (MIN)	READ- WRITE CYCLE (MIN)
TMS41128B-15	150 ns	85 ns	260 ns	315 ns
- SMOS (Scaled-MOS) N-Channel Technology

**16-PIN PLASTIC
DUAL-IN-LINE STACKED PACKAGES †
(TOP VIEW)**



† $\overline{\text{RAS1}}$ (pin 3) selects the lower DRAM, and pin 3 on the upper DRAM is a no connect. $\overline{\text{RAS2}}$ (pin 4) selects the upper DRAM, and pin 4 on the lower DRAM is a no connect.

PIN NOMENCLATURE	
A0-A7	Address Inputs
$\overline{\text{CAS}}$	Column-Address Strobe
D	Data In
Q	Data Out
$\overline{\text{RAS1}}$, $\overline{\text{RAS2}}$	Row-Address Strobes
VDD	5-V Supply
VSS	Ground
$\overline{\text{W}}$	Write Enable

description

The TMS41128B consists of two high-speed, 65,536-bit, dynamic random-access memories that are separately packaged. These DRAMs are electrically similar to TMS4164s; however, the pin out is different. The two packages are permanently connected, pin for pin, one on top of the other. The result is a 16-pin memory device organized as 131,072 words of one bit each with essentially the same characteristics of the TMS4164 NMOS dynamic RAM.

A logic low on the $\overline{\text{RAS1}}$ input selects the lower DRAM; a logic low on the $\overline{\text{RAS2}}$ input selects the upper DRAM.

The TMS41128B-15 features a $\overline{\text{RAS}}$ access time of 150 ns. Power dissipation is 193 mW typical operating, 35 mW typical standby.

Refresh period is extended to 4 ms, and during this period each of the 256 rows must be strobed with $\overline{\text{RAS1}}$ and $\overline{\text{RAS2}}$ in order to retain data. $\overline{\text{CAS}}$ can remain high during the refresh sequence to conserve power.

All inputs and outputs, including clock, are compatible with Series 74 TTL. All address lines and data in are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TMS41128B is offered in 16-pin plastic dual-in-line stacked packages and is guaranteed for operation from 0°C to 70°C. This package is designed for insertion in mounting-hole rows on 300-mil (7,62-mm) centers.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TMS41128B

131,072-BIT DYNAMIC RANDOM-ACCESS MEMORY

operation

address (A0 through A7)

Sixteen address bits are required to decode 1 of 65,536 storage cell locations. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe ($\overline{\text{RAS1}}$ or $\overline{\text{RAS2}}$). Then the eight column-address bits are set up on pins A0 through A7 and latched onto the chip by the column-address strobe ($\overline{\text{CAS}}$). All addresses must be stable on or before the falling edges of $\overline{\text{RAS1}}$, $\overline{\text{RAS2}}$, and $\overline{\text{CAS}}$. $\overline{\text{RAS1}}$ and $\overline{\text{RAS2}}$ are similar to a chip enable in that they activate the sense amplifiers as well as the row decoder. $\overline{\text{CAS}}$ is used as a chip select activating the column decoder and the input and output buffers. When $\overline{\text{CAS}}$ is applied to the device, only one of the $\overline{\text{RAS}}$ signals (either $\overline{\text{RAS1}}$ or $\overline{\text{RAS2}}$) must be applied to select either the lower DRAM or the upper DRAM. When a $\overline{\text{RAS}}$ -only refresh is performed ($\overline{\text{CAS}}$ logic high), both $\overline{\text{RAS1}}$ and $\overline{\text{RAS2}}$ may be applied simultaneously.

write enable ($\overline{\text{W}}$)

The read or write mode is selected through the write-enable ($\overline{\text{W}}$) input. A logic high on the $\overline{\text{W}}$ input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When $\overline{\text{W}}$ goes low prior to $\overline{\text{CAS}}$, data out will remain in the high-impedance state for the entire cycle permitting common I/O operation.

data in (D)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of $\overline{\text{CAS}}$ or $\overline{\text{W}}$ strobes data into the on-chip data latch. This latch can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle, $\overline{\text{W}}$ is brought low prior to $\overline{\text{CAS}}$ and the data is strobed in by $\overline{\text{CAS}}$ with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle, $\overline{\text{CAS}}$ will already be low, thus the data will be strobed in by $\overline{\text{W}}$ with setup and hold times referenced to this signal.

data out (Q)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until $\overline{\text{CAS}}$ is brought low. In a read cycle the output goes active after the access time interval $t_{a(C)}$ that begins with the negative transition of $\overline{\text{CAS}}$ as long as $t_{a(R)}$ is satisfied. The output becomes valid after the access time has elapsed and remains valid while $\overline{\text{CAS}}$ is low; $\overline{\text{CAS}}$ going high returns it to a high-impedance state. In an early write cycle, the output is always in the high-impedance state. In a delayed-write or read-modify-write cycle, the output will follow the sequence for the read cycle.

refresh

A refresh operation must be performed at least every 4 ms on both DRAMs to retain data. Since the output buffer is in the high-impedance state unless $\overline{\text{CAS}}$ is applied, The $\overline{\text{RAS}}$ -only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with both $\overline{\text{RAS1}}$ and $\overline{\text{RAS2}}$ causes all bits in each row to be refreshed. $\overline{\text{CAS}}$ must remain high (inactive) for this refresh sequence.

page mode


Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the chip. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. To extend beyond the 256 column locations on a single RAM, the row address and $\overline{\text{RAS}}$ are applied to multiple 64K RAMs. $\overline{\text{CAS}}$ is then decoded to select the proper RAM.

power-up


After power up, $\overline{\text{RAS1}}$ and $\overline{\text{RAS2}}$ must remain high for 100 μs immediately prior to initialization. Initialization consists of performing eight $\overline{\text{RAS}}$ cycles before proper device operation is achieved.

TMS41128B
131,072-BIT DYNAMIC RANDOM-ACCESS MEMORY

logic symbol†



functional block diagram



4

Dynamic RAMs

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

TMS41128B

131,072-BIT DYNAMIC RANDOM-ACCESS MEMORY

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Voltage on any pin except V _{DD} and data out (see Note 1)	−1.5 V to 10 V
Voltage on V _{DD} supply and data out with respect to V _{SS}	−1 V to 6 V
Short circuit output current	50 mA
Power dissipation	2 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	−65°C to 150°C

† Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values in this data sheet are with respect to V_{SS}.

2. Additional information concerning the handling of ESD sensitive devices is available in a document entitled "Guidelines for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies" in Section 12.

recommended operating conditions

		MIN	NOM	MAX	UNIT
V _{DD}	Supply voltage	4.5	5	5.5	V
V _{SS}	Supply voltage		0		V
V _{IH}	High-level input voltage	V _{DD} = 4.5 V		2.4	4.8
		V _{DD} = 5.5 V		2.4	6
V _{IL}	Low-level input voltage (see Notes 3 and 4)	−0.6		0.8	V
T _A	Operating free-air temperature	0		70	°C

NOTES: 3. The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

4. Due to input protection circuitry, the applied voltage may begin to clamp at −0.6 V. Test conditions must comprehend this occurrence. See application report entitled "TMS4164A and TMS4416 Input Protection Diode" on page 9-5.

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
V _{OH}	High-level output voltage		2.4		V
V _{OL}	Low-level output voltage			0.4	V
I _I	Input current (leakage)	V _I = 0 V to 5.8 V, V _{DD} = 5 V, All other pins = 0 V		±20	μA
I _O	Output current (leakage)	V _O = 0.4 to 5.5 V, V _{DD} = 5 V, CAS high		±20	μA
I _{DD1}	Average operating current during read or write cycle	t _C = minimum cycle, All outputs open		38.5	65
I _{DD2} ‡	Standby current	After 1 memory cycle, RAS and CAS high, All outputs open		7	10
I _{DD3}	Average refresh current	t _C = minimum cycle, RAS low, CAS high, All outputs open			90
I _{DD4}	Average page-mode current	t _{C(P)} = minimum cycling, RAS low, CAS cycling, All outputs open			90

† All typical values are at T_A = 25°C and nominal supply voltages.

‡ V_{IL} > −0.6 V.

TMS41128B
131,072-BIT DYNAMIC RANDOM-ACCESS MEMORY

capacitance over recommended supply voltage range and operating free-air temperature range,
 $f = 1 \text{ MHz}$

PARAMETER		TYP†	MAX	UNIT
$C_{i(A)}$	Input capacitance, address inputs	8	14	pF
$C_{i(D)}$	Input capacitance, data input	8	14	pF
$C_{i(RC)}$	Input capacitance strobe inputs	16	20	pF
$C_{i(W)}$	Input capacitance, write-enable input	16	20	pF
C_o	Output capacitance	10	16	pF

† All typical values are at $T_A = 25^\circ\text{C}$ and nominal supply voltages.

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	MIN	MAX	UNIT
$t_{a(C)}$	Access time from $\overline{\text{CAS}}$ $C_L = 100 \text{ pF}$, Load = 2 Series 74 TTL gates	t_{CAC}		85	ns
$t_{a(R)}$	Access time from $\overline{\text{RAS}}$ $t_{RLCL} = \text{MAX}$, Load = 2 Series 74 TTL gates	t_{RAC}		150	ns
$t_{dis(CH)}$	Output disable time after $\overline{\text{CAS}}$ high $C_L = 100 \text{ pF}$, Load = 2 Series 74 TTL gates	t_{OFF}	0	40	ns

TMS41128B
131,072-BIT DYNAMIC RANDOM-ACCESS MEMORY

timing requirements over recommended supply voltage range and operating free-air temperature range

		ALT. SYMBOL	MIN	MAX	UNIT
$t_{c(P)}$	Page-mode cycle time	t_{PC}	160		ns
$t_{c(rd)}$	Read cycle time [†]	t_{RC}	260		ns
$t_{c(W)}$	Write cycle time	t_{WC}	260		ns
$t_{c(rdW)}$	Read-write/read-modify-write cycle time	t_{RWC}	315		ns
$t_w(CH)$	Pulse duration, \overline{CAS} high (precharge time) [‡]	t_{CP}	60		ns
$t_w(CL)$	Pulse duration, \overline{CAS} low [§]	t_{CAS}	85	10,000	ns
$t_w(RH)$	Pulse duration, \overline{RAS} high (precharge time)	t_{RP}	100		ns
$t_w(RL)$	Pulse duration, \overline{RAS} low [¶]	t_{RAS}	150	10,000	ns
$t_w(W)$	Write pulse duration	t_{WP}	45		ns
t_t	Transition times (rise and fall) for \overline{RAS} and \overline{CAS}	t_T	3	50	ns
$t_{su(CA)}$	Column-address setup time	t_{ASC}	0		ns
$t_{su(RA)}$	Row-address setup time	t_{ASR}	0		ns
$t_{su(D)}$	Data setup time	t_{DS}	0		ns
$t_{su(rd)}$	Read-command setup time	t_{RCS}	0		ns
$t_{su(WCH)}$	Write-command setup time before \overline{CAS} high	t_{CWL}	55		ns
$t_{su(WRH)}$	Write-command setup time before \overline{RAS} high	t_{RWL}	55		ns
$t_h(CLCA)$	Column-address hold time after \overline{CAS} low	t_{CAH}	45		ns
$t_h(RA)$	Row-address hold time	t_{RAH}	20		ns
$t_h(RLCA)$	Column-address hold time after \overline{RAS} low	t_{AR}	110		ns
$t_h(CLD)$	Data hold time after \overline{CAS} low	t_{DH}	45		ns
$t_h(RLD)$	Data hold time after \overline{RAS} low	t_{DHR}	120		ns
$t_h(WLD)$	Data hold time after \overline{W} low	t_{DH}	45		ns
$t_h(CHrd)$	Read-command hold time after \overline{CAS} high	t_{RCH}	0		ns
$t_h(RHrd)$	Read-command hold time after \overline{RAS} high	t_{RRH}	20		ns
$t_h(CLW)$	Write-command hold time after \overline{CAS} low	t_{WCH}	60		ns
$t_h(RLW)$	Write-command hold time after \overline{RAS} low	t_{WCR}	120		ns
t_{RLCH}	Delay time, \overline{RAS} low to \overline{CAS} high	t_{CSH}	150		ns
t_{CHRL}	Delay time, \overline{CAS} high to \overline{RAS} low	t_{CRP}	10		ns
t_{CLRH}	Delay time, \overline{CAS} low to \overline{RAS} high	t_{RSH}	85		ns
t_{CLWL}	Delay time, \overline{CAS} low to \overline{W} low (read-modify-write cycle only)	t_{CWD}	75		ns
t_{RLCL}	Delay time, \overline{RAS} low to \overline{CAS} low (maximum value specified only to guarantee access time)	t_{RCD}	30	65	ns
t_{RLWL}	Delay time, \overline{RAS} low to \overline{W} low (read-modify-write cycle only)	t_{RWD}	150		ns
t_{WLCL}	Delay time, \overline{W} low to \overline{CAS} low (early write cycle)	t_{WCS}	0		ns
t_{rf}	Refresh time interval	t_{REF}		4	ms

NOTE 5: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, V_{IL} max and V_{IH} min must be met at the 10% and 90% points.

[†] All cycle times assume $t_t = 5$ ns.

[‡] Page mode only.

[§] In a read-modify-write cycle, t_{CLWL} and $t_{su(WCH)}$ must be observed. Depending on the user's transition times, this may require additional \overline{CAS} low time ($t_w(CL)$). This applies to page-mode read-modify-write cycles also.

[¶] In a read-modify-write cycle, t_{RLWL} and $t_{su(WRH)}$ must be observed. Depending on the user's transition times, this may require additional \overline{RAS} low time ($t_w(RL)$).

PARAMETER MEASUREMENT INFORMATION





FIGURE 1. LOAD CIRCUIT


read cycle timing




TMS41128B
131,072-BIT DYNAMIC RANDOM-ACCESS MEMORY

early write cycle timing

4
 Dynamic RAMs



write cycle timing




† The enable time (t_{en}) for a write cycle is equal in duration to the access time from $\overline{\text{CAS}}$ ($t_{a(C)}$) in a read cycle; but the active levels at the output are invalid.


TMS41128B
131,072-BIT DYNAMIC RANDOM-ACCESS MEMORY

read-modify-write cycle timing


4

Dynamic RAMs






NOTE 6: A write cycle or a read-modify-write cycle can be intermixed with read cycles as long as the write and read-modify-write timing specifications are not violated.



NOTE 7: A read cycle or a read-modify-write cycle can be intermixed with write cycles as long as the read and read-modify-write timing specifications are not violated.

4 Dynamic RAMS


page-mode read-modify-write cycle timing



NOTE 8: A read or a write cycle can be intermixed with read-modify-write cycles as long as the read and write timing specifications are not violated.

TMS41128B
131,072-BIT DYNAMIC RANDOM-ACCESS MEMORY

RAS-only refresh timing



4
 Dynamic RAMs

TMS4256, TMS4257 262,144-BIT DYNAMIC RANDOM-ACCESS MEMORIES

MAY 1983—REVISED NOVEMBER 1985

- 262,144 X 1 Organization
- Single 5-V Supply (10% Tolerance)
- JEDEC Standardized Pinout
- Upward Pin Compatible with TMS4164 (64K Dynamic RAM)
- Performance Ranges:


DEVICE	ACCESS TIME ROW ADDRESS (MAX)	ACCESS TIME COLUMN ADDRESS (MAX)	READ OR WRITE CYCLE (MIN)
TMS4256-12 TMS4257-12	120 ns	60 ns	230 ns
TMS4256-15 TMS4257-15	150 ns	75 ns	260 ns
TMS4256-20 TMS4257-20	200 ns	100 ns	330 ns

- Long Refresh Period . . . 4 ms (Max)
- Low Refresh Overhead Time . . . As Low As 1.3% of Total Refresh Period
- On-Chip Substrate Bias Generator
- Operations of the TMS4256/TMS4257 Can Be Controlled by TI's THCT4502 Dynamic RAM Controller
- All Inputs, Outputs, and Clocks Fully TTL Compatible
- 3-State Unlatched Output
- Common I/O Capability with "Early Write" Feature
- Page ('4256) or Nibble-Mode ('4257) Options for Faster Access Operation
- Power Dissipation As Low As
 - Operating . . . 275 mW (Typ)
 - Standby . . . 12.5 mW (Typ)
- $\overline{\text{RAS}}$ -Only Refresh Mode
- Hidden Refresh Mode


description

The '4256 and '4257 are high-speed, 262,144-bit dynamic random-access memories, organized as 262,144 words of one bit each. They employ state-of-the-art SMOS (scaled MOS) N-channel double-level polysilicon/polycide gate technology for very high performance combined with low cost and improved reliability.

N PACKAGE
(TOP VIEW)



FM PACKAGE
(TOP VIEW)



PIN NOMENCLATURE

A0-A8	Address Inputs
$\overline{\text{CAS}}$	Column-Address Strobe
D	Data In
NC	No Connection
Q	Data Out
$\overline{\text{RAS}}$	Row-Address Strobe
VDD	5-V Supply
VSS	Ground
$\overline{\text{W}}$	Write Enable

- $\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ Refresh Mode
- Available with MIL-STD-883B Processing and L(0°C to 70°C), E(-40°C to 85°C), or S(-55°C to 100°C) Temperature Ranges

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TMS4256, TMS4257

262,144-BIT DYNAMIC RANDOM-ACCESS MEMORIES

These devices feature maximum $\overline{\text{RAS}}$ access times of 120 ns, 150 ns, or 200 ns. Typical power dissipation is as low as 275 mW operating and 12.5 mW standby.

New SMOS technology permits operation from a single 5-V supply, reducing system power supply and decoupling requirements, and easing board layout. I_{DD} peaks are 125 mA typical, and a -1-V input voltage undershoot can be tolerated, minimizing system noise considerations.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address and data-in lines are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The '4256 and '4257 are offered in 16-pin plastic dual-in-line and 18-lead plastic chip carrier packages. They are guaranteed for operation from 0°C to 70°C. The dual-in-line package is designed for insertion in mounting-hole rows on 7,62-mm (300-mil) centers.

4

Dynamic RAMs

operation

address (A0 through A8)

Eighteen address bits are required to decode 1 of 262,144 storage cell locations. Nine row-address bits are set up on pins A0 through A8 and latched onto the chip by the row-address strobe ($\overline{\text{RAS}}$). Then the nine column-address bits are set up on pins A0 through A8 and latched onto the chip by the column-address strobe ($\overline{\text{CAS}}$). All addresses must be stable on or before the falling edges of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$. $\overline{\text{RAS}}$ is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. $\overline{\text{CAS}}$ is used as a chip select activating the column decoder and the input and output buffers.

write enable ($\overline{\text{W}}$)

The read or write mode is selected through the write-enable ($\overline{\text{W}}$) input. A logic high on the $\overline{\text{W}}$ input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When $\overline{\text{W}}$ goes low prior to $\overline{\text{CAS}}$, data out will remain in the high-impedance state for the entire cycle permitting common I/O operation.

data in (D)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of $\overline{\text{CAS}}$ or $\overline{\text{W}}$ strobes data into the on-chip data latch. This latch can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle, $\overline{\text{W}}$ is brought low prior to $\overline{\text{CAS}}$ and the data is strobed in by $\overline{\text{CAS}}$ with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle, $\overline{\text{CAS}}$ will already be low, thus the data will be strobed in by $\overline{\text{W}}$ with setup and hold times referenced to this signal.

data out (Q)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until $\overline{\text{CAS}}$ is brought low. In a read cycle the output goes active after the access time interval $t_{\text{a}}(\text{C})$ that begins with the negative transition of $\overline{\text{CAS}}$ as long as $t_{\text{a}}(\text{R})$ is satisfied. The output becomes valid after the access time has elapsed and remains valid while $\overline{\text{CAS}}$ is low; $\overline{\text{CAS}}$ going high returns it to a high-impedance state. In a read-modify-write cycle, the output will follow the sequence for the read cycle.

refresh

A refresh operation must be performed at least once every four milliseconds to retain data. This can be achieved by strobing each of the 256 rows (A0-A7). A normal read or write cycle will refresh all bits in each row that is selected. A $\overline{\text{RAS}}$ -only operation can be used by holding $\overline{\text{CAS}}$ at the high (inactive) level, thus conserving power as the output buffer remains in the high-impedance state.

$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh

The $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh is utilized by bringing $\overline{\text{CAS}}$ low earlier than $\overline{\text{RAS}}$ (see parameter t_{CLRL}) and holding it low after $\overline{\text{RAS}}$ falls (see parameter t_{RLCHR}). For successive $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycles, $\overline{\text{CAS}}$ can remain low while cycling $\overline{\text{RAS}}$. The external address is ignored and the refresh address is generated internally.

hidden refresh


Hidden refresh may be performed while maintaining valid data at the output pin. This is accomplished by holding $\overline{\text{CAS}}$ at V_{IL} after a read operation and cycling $\overline{\text{RAS}}$ after a specified precharge period, similar to a "RAS-only" refresh cycle. The external address is also ignored during the hidden refresh cycles.

page mode (TMS4256)

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing random column addresses onto the chip. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. The maximum number of columns that can be addressed is determined by $t_{\text{w(RL)}}$, the maximum $\overline{\text{RAS}}$ low pulse duration.

nibble mode (TMS4257)

Nibble-mode operation allows high-speed serial read, write, or read-modify-write access of 1 to 4 bits of data. The first bit is accessed in the normal manner with read data coming out at $t_{\text{a(C)}}$ time. The next sequential nibble bits can be read or written by cycling $\overline{\text{CAS}}$ while $\overline{\text{RAS}}$ remains low. The first bit is determined by the row and column addresses, which need to be supplied only for the first access. Column A8 and row A8 (CA8, RA8) provide the two binary bits for initial selection of the nibble addresses. Thereafter, the falling edge of $\overline{\text{CAS}}$ will access the next bit of the circular 4-bit nibble in the following sequence:




In nibble-mode, all normal memory operations (read, write, or read-modify-write) may be performed in any desired combination.

power-up

To achieve proper device operation, an initial pause of 200 μs is required after power up followed by a minimum of eight initialization cycles.

TMS4256, TMS4257 262,144-BIT DYNAMIC RANDOM-ACCESS MEMORIES


logic symbol†



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. The pin numbers shown are for the 16-pin dual-in-line package.

4
Dynamic RAMs

functional block diagram



TMS4256, TMS4257

262,144-BIT DYNAMIC RANDOM-ACCESS MEMORIES

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Voltage range for any pin including V _{DD} supply (see Note 1)	-1 V to 7 V
Short circuit output current	50 mA
Power dissipation	1 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

†Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to V_{SS}.

recommended operating conditions

		MIN	NOM	MAX	UNIT
V _{DD}	Supply voltage	4.5	5	5.5	V
V _{SS}	Supply voltage		0		V
V _{IH}	High-level input voltage	2.4		6.5	V
V _{IL}	Low-level input voltage (see Note 2)	-1		0.8	V
T _A	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as maximum, is used in this data sheet for logic voltage levels only.

TMS4256, TMS4257
262,144-BIT DYNAMIC RANDOM-ACCESS MEMORIES

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TMS4256-12 TMS4257-12			UNIT
		MIN	TYP†	MAX	
V _{OH}	High-level output voltage	I _{OH} = -5 mA			V
V _{OL}	Low-level output voltage	I _{OL} = 4.2 mA			V
I _I	Input current (leakage)	V _I = 0 V to 6.5 V, V _{DD} = 5 V, All other pins = 0 V to 6.5 V			μA
I _O	Output current (leakage)	V _O = 0 V to 5.5 V, V _{DD} = 5 V, $\overline{\text{CAS}}$ high			μA
I _{DD1}	Average operating current during read or write cycle	t _c = minimum cycle, Output open			mA
I _{DD2}	Standby current	After 1 memory cycle, R _{AS} and $\overline{\text{CAS}}$ high, Output open			mA
I _{DD3}	Average refresh current	t _c = minimum cycle, R _{AS} cycling, $\overline{\text{CAS}}$ high, Output open			mA
I _{DD4}	Average page-mode current	t _{c(P)} = minimum cycle, R _{AS} low, $\overline{\text{CAS}}$ cycling, Output open			mA
I _{DD5}	Average nibble-mode current	t _{c(N)} = minimum cycle, R _{AS} low, $\overline{\text{CAS}}$ cycling, Output open			mA

4

Dynamic RAMS

PARAMETER	TEST CONDITIONS	TMS4256-15 TMS4257-15			TMS4256-20 TMS4257-20			UNIT	
		MIN	TYP†	MAX	MIN	TYP†	MAX		
V _{OH}	High-level output voltage	I _{OH} = -5 mA			2.4			V	
V _{OL}	Low-level output voltage	I _{OL} = 4.2 mA			0.4			V	
I _I	Input current (leakage)	V _I = 0 V to 6.5 V, V _{DD} = 5 V, All other pins = 0 V to 6.5 V			± 10			μA	
I _O	Output current (leakage)	V _O = 0 V to 5.5 V, V _{DD} = 5 V, $\overline{\text{CAS}}$ high			± 10			μA	
I _{DD1}	Average operating current during read or write cycle	t _c = minimum cycle, Output open			55	68	45	58	mA
I _{DD2}	Standby current	After 1 memory cycle, R _{AS} and $\overline{\text{CAS}}$ high, Output open			2.5	4.5	2.5	4.5	mA
I _{DD3}	Average refresh current	t _c = minimum cycle, R _{AS} cycling, $\overline{\text{CAS}}$ high, Output open			40	53	35	48	mA
I _{DD4}	Average page-mode current	t _{c(P)} = minimum cycle, R _{AS} low, $\overline{\text{CAS}}$ cycling, Output open			30	43	25	35	mA
I _{DD5}	Average nibble-mode current	t _{c(N)} = minimum cycle, R _{AS} low, $\overline{\text{CAS}}$ cycling, Output open			27	39	22	32	mA

†All typical values are at T_A = 25°C and nominal supply voltages.

TMS4256, TMS4257
262,144-BIT DYNAMIC RANDOM-ACCESS MEMORIES

capacitance over recommended supply voltage range and operating free-air temperature range,
f = 1 MHz

PARAMETER		TYP [†]	MAX	UNIT
C _{i(A)}	Input capacitance, address inputs	4	7	pF
C _{i(D)}	Input capacitance, data input	4	7	pF
C _{i(RC)}	Input capacitance strobe inputs	4	8	pF
C _{i(W)}	Input capacitance, write enable input	4	8	pF
C _o	Output capacitance	5	10	pF

[†]All typical values are at T_A = 25°C and nominal supply voltages.

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TMS4256-12 TMS4257-12		UNIT
			MIN	MAX	
t _{a(C)}	Access time from $\overline{\text{CAS}}$ t _{RLCL} ≥ MAX, C _L = 100 pF, Load = 2 Series 74 TTL gates	t _{CAC}	60		ns
t _{a(R)}	Access time from $\overline{\text{RAS}}$ t _{RLCL} = MAX, C _L = 100 pF, Load = 2 Series 74 TTL gates	t _{RAC}	120		ns
t _{dis(CH)}	Output disable time after $\overline{\text{CAS}}$ high C _L = 100 pF, Load = 2 Series 74 TTL gates	t _{OFF}	0	30	ns

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TMS4256-15 TMS4257-15		TMS4256-20 TMS4257-20		UNIT
			MIN	MAX	MIN	MAX	
			t _{a(C)}	Access time from $\overline{\text{CAS}}$ t _{RLCL} ≥ MAX, C _L = 100 pF, Load = 2 Series 74 TTL gates	t _{CAC}	75	
t _{a(R)}	Access time from $\overline{\text{RAS}}$ t _{RLCL} = MAX, C _L = 100 pF, Load = 2 Series 74 TTL gates	t _{RAC}	150		200		ns
t _{dis(CH)}	Output disable time after $\overline{\text{CAS}}$ high C _L = 100 pF, Load = 2 Series 74 TTL gates	t _{OFF}	0	30	0	35	ns

TMS4256, TMS4257
262,144-BIT DYNAMIC RANDOM-ACCESS MEMORIES

timing requirements over recommended supply voltage range and operating free-air temperature range

	ALT. SYMBOL	TMS4256-12 TMS4257-12		UNIT
		MIN	MAX	
$t_{c(P)}$ Page-mode cycle time (read or write cycle)	t_{PC}	120		ns
$t_{c(PM)}$ Page-mode cycle time (read-modify-write cycle)	t_{PCM}	165		ns
$t_{c(rd)}$ Read cycle time [†]	t_{RC}	230		ns
$t_{c(W)}$ Write cycle time	t_{WC}	230		ns
$t_{c(rdW)}$ Read-write/read-modify-write cycle time	t_{RWC}	275		ns
$t_w(CH)P$ Pulse duration, \overline{CAS} high (page mode)	t_{CP}	50		ns
$t_w(CH)$ Pulse duration, \overline{CAS} high (non-page mode)	t_{CPN}	25		ns
$t_w(CL)$ Pulse duration, \overline{CAS} low [‡]	t_{CAS}	60	10,000	ns
$t_w(RH)$ Pulse duration, \overline{RAS} high	t_{RP}	100		ns
$t_w(RL)$ Pulse duration, \overline{RAS} low [§]	t_{RAS}	120	10,000	ns
$t_w(W)$ Write pulse duration	t_{WP}	40		ns
t_t Transition times (rise and fall) for \overline{RAS} and \overline{CAS}	t_T	3	50	ns
$t_{su(CA)}$ Column-address setup time	t_{ASC}	0		ns
$t_{su(RA)}$ Row-address setup time	t_{ASR}	0		ns
$t_{su(D)}$ Data setup time	t_{DS}	0		ns
$t_{su(rd)}$ Read-command setup time	t_{RCS}	0		ns
$t_{su(WCL)}$ Early write-command setup time before \overline{CAS} low	t_{WCS}	0		ns
$t_{su(WCH)}$ Write-command setup time before \overline{CAS} high	t_{CWL}	40		ns
$t_{su(WRH)}$ Write-command setup time before \overline{RAS} high	t_{RWL}	40		ns
$t_h(CLCA)$ Column-address hold time after \overline{CAS} low	t_{CAH}	20		ns
$t_h(RA)$ Row-address hold time	t_{RAH}	15		ns
$t_h(RLCA)$ Column-address hold time after \overline{RAS} low	t_{AR}	80		ns
$t_h(CLD)$ Data hold time after \overline{CAS} low	t_{DH}	35		ns
$t_h(RLD)$ Data hold time after \overline{RAS} low	t_{DHR}	95		ns
$t_h(WLD)$ Data hold time after \overline{W} low	t_{DH}	35		ns
$t_h(CHrd)$ Read-command hold time after \overline{CAS} high	t_{RCH}	0		ns
$t_h(RHrd)$ Read-command hold time after \overline{RAS} high	t_{RRH}	10		ns
$t_h(CLW)$ Write-command hold time after \overline{CAS} low	t_{WCH}	35		ns
$t_h(RLW)$ Write-command hold time after \overline{RAS} low	t_{WCR}	95		ns

Continued next page.

NOTE 3: Timing measurements are referenced to V_{IL} max and V_{IH} min.

[†]All cycle times assume $t_t = 5$ ns.

[‡]In a read-modify-write cycle, t_{CLWL} and $t_{su(WCH)}$ must be observed. Depending on the user's transition times, this may require additional \overline{CAS} low time $t_w(CL)$. This applies to page-mode read-modify-write also.

[§]In a read-modify-write cycle, t_{RLWL} and $t_{su(WRH)}$ must be observed. Depending on the user's transition times, this may require additional \overline{RAS} low time ($t_w(RL)$).

TMS4256, TMS4257
262,144-BIT DYNAMIC RANDOM-ACCESS MEMORIES

timing requirements over recommended supply voltage range and operating free-air temperature range
(continued)

	ALT. SYMBOL	TMS4256-12 TMS4257-12		UNIT
		MIN	MAX	
t _{RLCH} Delay time, \overline{RAS} low to \overline{CAS} high	t _{CSH}	120		ns
t _{CHRL} Delay time, \overline{CAS} high to \overline{RAS} low	t _{CRP}	0		ns
t _{CLRHR} Delay time, \overline{CAS} low to \overline{RAS} high	t _{RSH}	60		ns
t _{RLCHR} Delay time, \overline{RAS} low to \overline{CAS} high [†]	t _{CHR}	25		ns
t _{CLRL} Delay time, \overline{CAS} low to \overline{RAS} low [†]	t _{CSR}	25		ns
t _{RHCL} Delay time, \overline{RAS} high to \overline{CAS} low [†]	t _{RPC}	20		ns
t _{CLWL} Delay time, \overline{CAS} low to \overline{W} low (read-modify-write cycle only)	t _{CWD}	60		ns
t _{RLCL} Delay time, \overline{RAS} low to \overline{CAS} low (maximum value specified only to guarantee access time)	t _{RCD}	25	60	ns
t _{RLWL} Delay time, \overline{RAS} low to \overline{W} low (read-modify-write cycle only)	t _{RWD}	120		ns
t _{rf} Refresh time interval	t _{REF}		4	ms

Continued next page.

NOTE 3: Timing measurements are referenced to V_{IL} max and V_{IH} min.

[†]CAS-before-RAS refresh only.

TMS4256, TMS4257

262,144-BIT DYNAMIC RANDOM-ACCESS MEMORIES

timing requirements over recommended supply voltage range and operating free-air temperature range (continued)

	ALT. SYMBOL	TMS4256-15		TMS4256-20		UNIT
		TMS4257-15		TMS4257-20		
		MIN	MAX	MIN	MAX	
$t_{c(P)}$ Page-mode cycle time (read or write cycle)	t_{PC}	145		190		ns
$t_{c(PM)}$ Page-mode cycle time (read-modify-write cycle)	t_{PCM}	190		245		ns
$t_{c(rd)}$ Read cycle time [†]	t_{RC}	260		330		ns
$t_{c(W)}$ Write cycle time	t_{WC}	260		330		ns
$t_{c(rdW)}$ Read-write/read-modify-write cycle time	t_{RWC}	305		370		ns
$t_w(CH)P$ Pulse duration, \overline{CAS} high (page mode)	t_{CP}	60		80		ns
$t_w(CH)$ Pulse duration, \overline{CAS} high (non-page mode)	t_{CPN}	25		30		ns
$t_w(CL)$ Pulse duration, \overline{CAS} low [‡]	t_{CAS}	75	10,000	100	10,000	ns
$t_w(RH)$ Pulse duration, \overline{RAS} high	t_{RP}	100		120		ns
$t_w(RL)$ Pulse duration, \overline{RAS} low [§]	t_{RAS}	150	10,000	200	10,000	ns
$t_w(W)$ Write pulse duration	t_{WP}	45		55		ns
t_t Transition times (rise and fall) for \overline{RAS} and \overline{CAS}	t_T	3	50	3	50	ns
$t_{su(CA)}$ Column-address setup time	t_{ASC}	0		0		ns
$t_{su(RA)}$ Row-address setup time	t_{ASR}	0		0		ns
$t_{su(D)}$ Data setup time	t_{DS}	0		0		ns
$t_{su(rd)}$ Read-command setup time	t_{RCS}	0		0		ns
$t_{su(WCL)}$ Early write-command setup time before \overline{CAS} low	t_{WCS}	0		0		ns
$t_{su(WCH)}$ Write-command setup time before \overline{CAS} high	t_{CWL}	45		60		ns
$t_{su(WRH)}$ Write-command setup time before \overline{RAS} high	t_{RWL}	45		60		ns
$t_h(CLCA)$ Column-address hold time after \overline{CAS} low	t_{CAH}	25		30		ns
$t_h(RA)$ Row-address hold time	t_{RAH}	15		20		ns
$t_h(RLCA)$ Column-address hold time after \overline{RAS} low	t_{AR}	100		130		ns
$t_h(CLD)$ Data hold time after \overline{CAS} low	t_{DH}	45		55		ns
$t_h(RLD)$ Data hold time after \overline{RAS} low	t_{DHR}	120		155		ns
$t_h(WLD)$ Data hold time after \overline{W} low	t_{DH}	45		55		ns
$t_h(CHrd)$ Read-command hold time after \overline{CAS} high	t_{RCH}	0		0		ns
$t_h(RHrd)$ Read-command hold time after \overline{RAS} high	t_{RRH}	10		15		ns
$t_h(CLW)$ Write-command hold time after \overline{CAS} low	t_{WCH}	45		55		ns
$t_h(RLW)$ Write-command hold time after \overline{RAS} low	t_{WCR}	120		155		ns

Continued next page.

NOTE 3: Timing measurements are referenced to V_{IL} max and V_{IH} min.

[†]All cycle times assume $t_t = 5$ ns.

[‡]In a read-modify-write cycle, t_{CLWL} and $t_{su(WCH)}$ must be observed. Depending on the user's transition times, this may require additional \overline{CAS} low time $t_w(CL)$. This applies to page-mode read-modify-write also.

[§]In a read-modify-write cycle, t_{RLWL} and $t_{su(WRH)}$ must be observed. Depending on the user's transition times, this may require additional \overline{RAS} low time ($t_w(RL)$).

TMS4256, TMS4257
262,144-BIT DYNAMIC RANDOM-ACCESS MEMORIES

timing requirements over recommended supply voltage range and operating free-air temperature range (concluded)

	ALT. SYMBOL	TMS4256-15 TMS4257-15		TMS4256-20 TMS4257-20		UNIT
		MIN	MAX	MIN	MAX	
t _{RLCH} Delay time, \overline{RAS} low to \overline{CAS} high	t _{CSH}	150		200		ns
t _{CHRL} Delay time, \overline{CAS} high to \overline{RAS} low	t _{CRP}	0		0		ns
t _{CLRH} Delay time, \overline{CAS} low to \overline{RAS} high	t _{RSH}	75		100		ns
t _{RLCHR} Delay time, \overline{RAS} low to \overline{CAS} high [†]	t _{CHR}	30		35		ns
t _{CLRL} Delay time, \overline{CAS} low to \overline{RAS} low [†]	t _{CSR}	30		35		ns
t _{RHCL} Delay time, \overline{RAS} high to \overline{CAS} low [†]	t _{RPC}	20		25		ns
t _{CLWL} Delay time, \overline{CAS} low to \overline{W} low (read-modify-write cycle only)	t _{CWD}	70		90		ns
t _{RLCL} Delay time, \overline{RAS} low to \overline{CAS} low (maximum value specified only to guarantee access time)	t _{RCD}	25	75	30	100	ns
t _{RLWL} Delay time, \overline{RAS} low to \overline{W} low (read-modify-write cycle only)	t _{RWD}	145		190		ns
t _{rf} Refresh time interval	t _{REF}		4		4	ms

NOTE 3: Timing measurements are referenced to V_{IL} max and V_{IH} min.
[†]CAS-before-RAS refresh only.

NIBBLE-MODE CYCLE

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER	ALT. SYMBOL	TMS4257-12		TMS4257-15		TMS4257-20		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t _a (CN) Nibble-mode access time from \overline{CAS}	t _{NCAC}	30		40		50		ns

timing requirements over recommended supply voltage range and operating free-air temperature range

	ALT. SYMBOL	TMS4257-12		TMS4257-15		TMS4257-20		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t _c (N) Nibble-mode cycle time	t _{NC}	60		75		90		ns
t _c (rdWN) Nibble-mode read-modify-write cycle time	t _{NRMW}	85		105		130		
t _{CLRHN} Nibble-mode delay time, \overline{CAS} low to \overline{RAS} high	t _{NRSH}	30		40		50		
t _{CLWLN} Nibble-mode delay time, \overline{CAS} to \overline{W} delay	t _{NCWD}	25		30		40		
t _w (CLN) Nibble-mode pulse duration, \overline{CAS} low	t _{NCAS}	30		40		50		
t _w (CHN) Nibble-mode pulse duration, \overline{CAS} high	t _{NCP}	20		25		30		
t _w (CRWN) Nibble-mode read-modify-write pulse duration, \overline{CAS} low	t _{NCRW}	55		70		90		
t _{su} (WCHN) Nibble-mode write command setup time before \overline{CAS} high	t _{NCWL}	25		35		45		


4
Dynamic RAMs

TMS4256, TMS4257
262,144-BIT DYNAMIC RANDOM-ACCESS MEMORIES


read cycle timing

4

Dynamic RAMs




early write cycle timing




TMS4256, TMS4257
262,144-BIT DYNAMIC RANDOM-ACCESS MEMORIES


write cycle timing




†The enable time (t_{en}) for a write cycle is equal in duration to the access time from \overline{CAS} ($t_{a(C)}$) in a read cycle; but the active levels at the output are invalid.

read-write/read-modify-write cycle timing






NOTE 4: A write cycle or a read-modify-write cycle can be intermixed with read cycles as long as the write and read-modify-write timing specifications are not violated.



NOTE 5: A read cycle or a read-modify-write cycle can be intermixed with write cycles as long as read and read-modify-write timing specifications are not violated.


TMS4256
 262,144-BIT DYNAMIC RANDOM-ACCESS MEMORY

page-mode read-modify-write cycle timing




NOTE 6: A read or a write cycle can be intermixed with read-modify-write cycles as long as the read and write timing specifications are not violated.

nibble-mode read cycle timing




nibble-mode write cycle timing

4
 Dynamic RAMS




nibble-mode read-modify-write-cycle timing



TMS4256, TMS4257
262,144-BIT DYNAMIC RANDOM-ACCESS MEMORIES


RAS-only refresh cycle timing




4

Dynamic RAMS

hidden refresh cycle timing





automatic ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$) refresh cycle timing



- 16,384 X 4 Organization
- Single 5-V Supply (10% Tolerance)
- Performance Ranges:

	ACCESS TIME (MAX)	ACCESS TIME (MAX)	READ OR WRITE CYCLE (MIN)	READ-MODIFY-WRITE CYCLE (MIN)
TMS4416-12	120 ns	70 ns	230 ns	315 ns
TMS4416-15	150 ns	80 ns	260 ns	365 ns
TMS4416-20	200 ns	120 ns	330 ns	445 ns

- Available with MIL-STD-883B Processing and L(0°C to 70°C), E(-40°C to 85°C), or S(-55°C to 100°C) Temperature Ranges
- Long Refresh Period . . . 4 ms
- Low Refresh Overhead Time . . . As Low As 1.7% of Total Refresh Period
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Unlatched Outputs
- Early Write or \overline{G} to Control Output Buffer Impedance
- Page-Mode Operation for Faster Access
- Low Power Dissipation
 - Operation . . . 200 mW (Typ)
 - Standby . . . 17.5 mW (Typ)
- SMOS (Scaled-MOS) N-Channel Technology



PIN NOMENCLATURE	
A0-A7	Address Inputs
\overline{CAS}	Column-Address Strobe
DQ1-DQ4	Data In/Data Out
\overline{G}	Output Enable
\overline{RAS}	Row-Address Strobe
VDD	5-V Supply
VSS	Ground
\overline{W}	Write Enable

description

The TMS4416 is a high-speed, 65,536-bit, dynamic, random-access memory, organized as 16,384 words of 4 bits each. It employs state-of-the-art SMOS (scaled MOS) N-channel double-level polysilicon gate technology for very high performance combined with low cost and improved reliability.

The TMS4416 features \overline{RAS} access times to 120 ns maximum. Power dissipation is 200 mW typical operating, 17.5 mW typical standby.

SMOS technology permits operation from a single 5-V supply, reducing system power supply and decoupling requirements, and easing board layout. I_{DD} peaks have been reduced to 60 mA typical, and a -1-V input voltage undershoot can be tolerated, minimizing system noise considerations. Input clamp diodes are used to ease system design.

4
Dynamic RAMs

TMS4416

16,384-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with $\overline{\text{RAS}}$ in order to retain data. $\overline{\text{CAS}}$ can remain high during the refresh sequence to conserve power.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address lines and data in are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TMS4416 is offered in 18-pin plastic dual-in-line and 18-lead plastic chip carrier packages. It is guaranteed for operation from 0°C to 70°C. The dual-in-line package is designed for insertion in mounting-hole rows on 7,62-mm (300-mil) centers.

operation

address (A0 through A7)

Fourteen address bits are required to decode 1 of 16,384 storage locations. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe ($\overline{\text{RAS}}$). Then the six column-address bits are set up on pins A1 through A6 and latched onto the chip by the column-address strobe ($\overline{\text{CAS}}$). All addresses must be stable on or before the falling edges of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$. $\overline{\text{RAS}}$ is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. $\overline{\text{CAS}}$ is used as a chip select activating the column decoder and the input and output buffers.

write enable ($\overline{\text{W}}$)

The read or write mode is selected through the write-enable ($\overline{\text{W}}$) input. A logic high on the $\overline{\text{W}}$ input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When $\overline{\text{W}}$ goes low prior to $\overline{\text{CAS}}$, data out will remain in the high-impedance state allowing a write cycle with $\overline{\text{G}}$ grounded.

data in (DQ1 through DQ4)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of $\overline{\text{CAS}}$ or $\overline{\text{W}}$ strobes data into the on-chip data latches. These latches can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle, $\overline{\text{W}}$ is brought low prior to $\overline{\text{CAS}}$ and the data is strobed in by $\overline{\text{CAS}}$ with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle, $\overline{\text{CAS}}$ will already be low, thus the data will be strobed in by $\overline{\text{W}}$ with setup and hold times referenced to this signal. In a delayed or read-modify-write cycle, $\overline{\text{G}}$ must be high to bring the output buffers to high impedance prior to impressing data on the I/O lines.

data out (DQ1 through DQ4)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until $\overline{\text{CAS}}$ is brought low. In a read cycle the output goes active after the access time interval $t_{a(C)}$ that begins with the negative transition of $\overline{\text{CAS}}$ as long as $t_{a(R)}$ and $t_{a(G)}$ are satisfied. The output becomes valid after the access time has elapsed and remains valid while $\overline{\text{CAS}}$ and $\overline{\text{G}}$ are low. $\overline{\text{CAS}}$ or $\overline{\text{G}}$ going high returns it to a high-impedance state. In an early write cycle, the output is always in the high-impedance state. In a delayed-write or read-modify-write cycle, the output must be put in the high-impedance state prior to applying data to the DQ input. This is accomplished by bringing $\overline{\text{G}}$ high prior to applying data, thus satisfying t_{GHD} .

output enable ($\overline{\text{G}}$)

The $\overline{\text{G}}$ input controls the impedance of the output buffers. When $\overline{\text{G}}$ is high, the buffers will remain in the high-impedance state. Bringing $\overline{\text{G}}$ low during a normal cycle will activate the output buffers putting them

in the low-impedance state. It is necessary for both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ to be brought low for the output buffers to go into the low-impedance state. Once in the low-impedance state, they will remain in the low-impedance state until $\overline{\text{G}}$ or $\overline{\text{CAS}}$ is brought high.

refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffer is in the high-impedance state unless $\overline{\text{CAS}}$ is applied, the $\overline{\text{RAS}}$ -only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with $\overline{\text{RAS}}$ causes all bits in each row to be refreshed. $\overline{\text{CAS}}$ can remain high (inactive) for this refresh sequence to conserve power.


page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the chip. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. To extend beyond the 64 column locations on a single RAM, the row address and $\overline{\text{RAS}}$ are applied to multiple 16K x 4 RAMs. $\overline{\text{CAS}}$ is then decoded to select the proper RAM.

power up

After power up, the power supply must remain at its steady-state value for 1 ms. In addition, the $\overline{\text{RAS}}$ input must remain high for 100 μs immediately prior to initialization. Initialization consists of performing eight $\overline{\text{RAS}}$ cycles before proper device operation is achieved.

logic symbol




†This symbol is in accordance with ANSI/IEEE Std.91-1984 and IEC Publication 617-12.

4
Dynamic RAMs

TMS4416
16,384-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

functional block diagram

4
Dynamic RAMs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Voltage range for any pin except V _{DD} and data out (see Note 1)	-1.5 V to 10 V
Voltage range for V _{DD} supply and data out with respect to V _{SS}	-1 V to 6 V
Short circuit output current	50 mA
Power dissipation	1 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values in this data sheet are with respect to V_{SS}.
 2. Additional information concerning the handling of ESD sensitive devices is available in a document entitled "Guidelines for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies" in Section 12.

TMS4416

16,384-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

recommended operating conditions

		MIN	NOM	MAX	UNIT
V _{DD}	Supply voltage	4.5	5	5.5	V
V _{SS}	Supply voltage	0			V
V _{IH}	High-level input voltage	V _{DD} = 4.5 V		4.8	V
		V _{DD} = 5.5 V		5.8	
V _{IL}	Low-level input voltage (see Notes 3 and 4)	-0.6	0	0.8	V
T _A	Operating free-air temperature	0			70 °C

NOTES: 3. The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

4. Due to input protection circuitry, the applied voltage may begin to clamp at -0.6 V. Test conditions must comprehend this occurrence. See application report entitled "TMS4164A and TMS4416 Input Protection Diode" on page 9-5.

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TMS4416-12			UNIT
		MIN	TYP [†]	MAX	
V _{OH}	High-level output voltage	I _{OH} = -2 mA			V
V _{OL}	Low-level output voltage	I _{OL} = 4.2 mA			V
I _I	Input current (leakage)	V _I = 0 V to 5.8 V, V _{DD} = 5V, All other pins = 0 V			±10 μA
I _O	Output current (leakage)	V _O = 0.4 V to 5.5 V, V _{DD} = 5 V, $\overline{\text{CAS}}$ high			±10 μA
I _{DD1}	Average operating current during read or write cycle	t _c = minimum cycle, All outputs open			54 mA
I _{DD2}	Standby current (see Note 5)	After 1 memory cycle, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ high, All outputs open			3.5 5 mA
I _{DD3}	Average refresh current	t _c = minimum cycle, $\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}}$ high, All outputs open			46 mA
I _{DD4}	Average page-mode current	t _{c(P)} = minimum cycle, $\overline{\text{RAS}}$ low, $\overline{\text{CAS}}$ cycling, All outputs open			46 mA

[†] All typical values are at T_A = 25°C and nominal supply voltages.

NOTE 5: V_{IL} ≥ -0.6V on all inputs. See application report entitled "TMS4164A and TMS4416 Input Protection Diode" on page 9-5.

TMS4416
16,384-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TMS4416-15			TMS4416-20			UNIT	
		MIN	TYP†	MAX	MIN	TYP†	MAX		
V _{OH}	High-level output voltage	I _{OH} = -2 mA			2.4			V	
V _{OL}	Low-level output voltage	I _{OL} = 4.2 mA			0.4			V	
I _I	Input current (leakage)	V _I = 0 V to 5.8 V, V _{DD} = 5V, All other pins = 0 V			± 10			μA	
I _O	Output current (leakage)	V _O = 0.4 V to 5.5 V, V _{DD} = 5 V, $\overline{\text{CAS}}$ high			± 10			μA	
I _{DD1}	Average operating current during read or write cycle	t _C = minimum cycle, All outputs open			40	48	35	42	mA
I _{DD2}	Standby current (see Note 5)	After 1 memory cycle, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ high, All outputs open			3.5	5	3.5	5	mA
I _{DD3}	Average refresh current	t _C = minimum cycle, $\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}}$ high, All outputs open			25	40	21	34	mA
I _{DD4}	Average page-mode current	t _{C(P)} = minimum cycle, $\overline{\text{RAS}}$ low, $\overline{\text{CAS}}$ cycling, All outputs open			25	40	21	34	mA

† All typical values are at T_A = 25°C and nominal supply voltages.

NOTE 5: V_{IL} ≥ -0.6V on all inputs. See application report entitled "TMS4164A and TMS4416 Input Protection Diode" on page 9-5.

capacitance over recommended supply voltage range and operating free-air temperature range, f = 1 MHz

PARAMETER		TYP	MAX	UNIT
C _{i(A)}	Input capacitance, address inputs	5	7	pF
C _{i(RC)}	Input capacitance, strobe inputs	8	10	pF
C _{i(W)}	Input capacitance, write-enable input	8	10	pF
C _{i/O}	Input/output capacitance, data ports	8	10	pF

TMS4416

16,384-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER		TEST CONDITIONS	ALT. SYMBOL	TMS4416-12		UNIT
				MIN	MAX	
$t_a(C)$	Access time from \overline{CAS}	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{CAC}	70		ns
$t_a(R)$	Access time from \overline{RAS}	$t_{RLCL} = \text{MAX}$, $C_L = 100$ pF, Load = 2 Series, 74 TTL gates	t_{RAC}	120		ns
$t_a(G)$	Access time after \overline{G} low	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{OEA}	30		ns
$t_{dis}(CH)$	Output disable time after \overline{CAS} high	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{OFF}	0	30	ns
$t_{dis}(G)$	Output disable time after \overline{G} high	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{OEZ}	0	30	ns

4

PARAMETER		TEST CONDITIONS	ALT. SYMBOL	TMS4416-15		TMS4416-20		UNIT
				MIN	MAX	MIN	MAX	
$t_a(C)$	Access time from \overline{CAS}	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{CAC}	80		120		ns
$t_a(R)$	Access time from \overline{RAS}	$t_{RLCL} = \text{MAX}$, $C_L = 100$ pF, Load = 2 Series, 74 TTL gates	t_{RAC}	150		200		ns
$t_a(G)$	Access time after \overline{G} low	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{OEA}	40		50		ns
$t_{dis}(CH)$	Output disable time after \overline{CAS} high	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{OFF}	0	30	0	40	ns
$t_{dis}(G)$	Output disable time after \overline{G} high	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{OEZ}	0	30	0	40	ns

Dynamic RAMs

TMS4416

16,384-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

timing requirements over recommended supply voltage range and operating free-air temperature range

	ALT. SYMBOL	TMS4416-12		UNIT
		MIN	MAX	
$t_c(P)$ Page-mode cycle time	t_{PC}	120		ns
$t_c(rd)$ Read cycle time [†]	t_{RC}	230		ns
$t_c(W)$ Write cycle time	t_{WC}	230		ns
$t_c(rdW)$ Read-write/read-modify-write cycle time	t_{RWC}	315		ns
$t_w(CH)$ Pulse duration, \overline{CAS} high (precharge time) [‡]	t_{CP}	40		ns
$t_w(CL)$ Pulse duration, \overline{CAS} low [§]	t_{CAS}	70	10,000	ns
$t_w(RH)$ Pulse duration, \overline{RAS} high (precharge time)	t_{RP}	80		ns
$t_w(RL)$ Pulse duration, \overline{RAS} low [¶]	t_{RAS}	120	10,000	ns
$t_w(W)$ Write pulse duration	t_{WP}	30		ns
t_t Transition times (rise and fall) for \overline{RAS} and \overline{CAS}	t_T	3	50	ns
$t_{su}(CA)$ Column-address setup time	t_{ASC}	0		ns
$t_{su}(RA)$ Row-address setup time	t_{ASR}	0		ns
$t_{su}(D)$ Data setup time	t_{DS}	0		ns
$t_{su}(rd)$ Read-command setup time	t_{RCS}	0		ns
$t_{su}(WCH)$ Write-command setup time before \overline{CAS} high	t_{CWL}	50		ns
$t_{su}(WRH)$ Write-command setup time before \overline{RAS} high	t_{RWL}	50		ns
$t_h(CLCA)$ Column-address hold time after \overline{CAS} low	t_{CAH}	35		ns
$t_h(RA)$ Row-address hold time	t_{RAH}	15		ns
$t_h(RLCA)$ Column-address hold time after \overline{RAS} low	t_{AR}	85		ns
$t_h(CLD)$ Data hold time after \overline{CAS} low	t_{DH}	40		ns
$t_h(RLD)$ Data hold time after \overline{RAS} low	t_{DHR}	90		ns
$t_h(WLD)$ Data hold time after \overline{W} low	t_{DH}	30		ns
$t_h(RHrd)$ Read-command hold time after \overline{RAS} high	t_{RRH}	10		ns
$t_h(CHrd)$ Read-command hold time after \overline{CAS} high	t_{RCH}	0		ns
$t_h(CLW)$ Write-command hold time after \overline{CAS} low	t_{WCH}	40		ns
$t_h(RLW)$ Write-command hold time after \overline{RAS} low	t_{WCR}	90		ns
t_{RLCH} Delay time, \overline{RAS} low to \overline{CAS} high	t_{CSH}	120		ns
t_{CHRL} Delay time, \overline{CAS} high to \overline{RAS} low	t_{CRP}	0		ns
t_{CLRH} Delay time, \overline{CAS} low to \overline{RAS} high	t_{RSH}	70		ns
t_{CLWL} Delay time, \overline{CAS} low to \overline{W} low (read-modify-write-cycle only) [#]	t_{CWD}	120		ns
t_{RLCL} Delay time, \overline{RAS} low to \overline{CAS} low (maximum value specified only to guarantee access time)	t_{RCD}	20	50	ns
t_{RLWL} Delay time, \overline{RAS} low to \overline{W} low (read-modify-write-cycle only) [#]	t_{RWD}	170		ns
t_{WLCL} Delay time, \overline{W} low to \overline{CAS} low (early write cycle)	t_{WCS}	-5		ns
t_{GHD} Delay time, \overline{G} high before data applied at DQ	t_{OED}	30		ns
t_{rf} Refresh time interval	t_{REF}		4	ms

[†] All cycle times assume $t_t = 5$ ns.

[‡] Page mode only.

[§] In a read-modify-write cycle, t_{CLWL} and $t_{su}(WCH)$ must be observed. Depending on the user's transition times, this may require additional \overline{CAS} low time $t_w(CL)$.

[¶] In a read-modify-write cycle, t_{RLWL} and $t_{su}(WRH)$ must be observed. Depending on the user's transition times, this may require additional \overline{RAS} low time $t_w(RL)$.

[#] Necessary to insure \overline{G} has disabled the output buffers prior to applying data to the device.

TMS4416
16,384-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

timing requirements over recommended supply voltage range and operating free-air temperature range

	ALT. SYMBOL	TMS4416-15		TMS4416-20		UNIT
		MIN	MAX	MIN	MAX	
$t_{c(P)}$ Page-mode cycle time	t_{pC}	140		210		ns
$t_{c(rd)}$ Read cycle time [†]	t_{rC}	260		330		ns
$t_{c(W)}$ Write cycle time	t_{wC}	260		330		ns
$t_{c(rdW)}$ Read-write/read-modify-write cycle time	t_{rWC}	365		445		ns
$t_w(CH)$ Pulse duration, \overline{CAS} high (precharge time) [‡]	t_{cP}	50		80		ns
$t_w(CL)$ Pulse duration, \overline{CAS} low [§]	t_{cAS}	80	10,000	120	10,000	ns
$t_w(RH)$ Pulse duration, \overline{RAS} high (precharge time)	t_{rP}	100		120		ns
$t_w(RL)$ Pulse duration, \overline{RAS} low [¶]	t_{rAS}	150	10,000	200	10,000	ns
$t_w(W)$ Write pulse duration	t_{wP}	40		50		ns
t_t Transition times (rise and fall) for \overline{RAS} and \overline{CAS}	t_T	3	50	3	50	ns
$t_{su(CA)}$ Column-address setup time	t_{sASC}	0		0		ns
$t_{su(RA)}$ Row-address setup time	t_{sASR}	0		0		ns
$t_{su(D)}$ Data setup time	t_{sD}	0		0		ns
$t_{su(rd)}$ Read-command setup time	t_{rCS}	0		0		ns
$t_{su(WCH)}$ Write-command setup time before \overline{CAS} high	t_{cWL}	60		80		ns
$t_{su(WRH)}$ Write-command setup time before \overline{RAS} high	t_{rWL}	60		80		ns
$t_h(CLCA)$ Column-address hold time after \overline{CAS} low	t_{cAH}	40		50		ns
$t_h(RA)$ Row-address hold time	t_{rAH}	20		25		ns
$t_h(RLCA)$ Column-address hold time after \overline{RAS} low	t_{rAR}	110		130		ns
$t_h(CLD)$ Data hold time after \overline{CAS} low	t_{dH}	60		80		ns
$t_h(RLD)$ Data hold time after \overline{RAS} low	t_{dHR}	130		160		ns
$t_h(WLD)$ Data hold time after \overline{W} low	t_{dH}	40		50		ns
$t_h(RHrd)$ Read-command hold time after \overline{RAS} high	t_{rRH}	10		10		ns
$t_h(CHrd)$ Read-command hold time after \overline{CAS} high	t_{rCH}	0		0		ns
$t_h(CLW)$ Write-command hold time after \overline{CAS} low	t_{wCH}	60		80		ns
$t_h(RLW)$ Write-command hold time after \overline{RAS} low	t_{wCR}	130		160		ns
t_{RLCH} Delay time, \overline{RAS} low to \overline{CAS} high	t_{cSH}	150		200		ns
t_{CHRL} Delay time, \overline{CAS} high to \overline{RAS} low	t_{cRP}	0		0		ns
t_{CLRH} Delay time, \overline{CAS} low to \overline{RAS} high	t_{rSH}	80		120		ns
t_{CLWL} Delay time, \overline{CAS} low to \overline{W} low (read-modify-write-cycle only) [#]	t_{cWD}	120		150		ns
t_{RLCL} Delay time, \overline{RAS} low to \overline{CAS} low (maximum value specified only to guarantee access time)	t_{rCD}	20	70	25	80	ns
t_{RLWL} Delay time, \overline{RAS} low to \overline{W} low (read-modify-write-cycle only) [#]	t_{rWD}	190		230		ns
t_{WLCL} Delay time, \overline{W} low to \overline{CAS} low (early write cycle)	t_{wCS}	-5		-5		ns
t_{GHD} Delay time, \overline{G} high before data applied at DQ	t_{oED}	30		40		ns
t_{rf} Refresh time interval	t_{REF}		4		4	ms

[†] All cycle times assume $t_t = 5$ ns.


[‡] Page mode only.

[§] In a read-modify-write cycle, t_{CLWL} and $t_{su(WCH)}$ must be observed. Depending on the user's transition times, this may require additional \overline{CAS} low time $t_w(CL)$.

[¶] In a read-modify-write cycle, t_{RLWL} and $t_{su(WRH)}$ must be observed. Depending on the user's transition times, this may require additional \overline{RAS} low time $t_w(RL)$.

[#] Necessary to insure \overline{G} has disabled the output buffers prior to applying data to the device.

PARAMETER MEASUREMENT INFORMATION




NOTE 6: Each input is tested separately.

FIGURE 1. INPUT CLAMP VOLTAGE TEST CIRCUIT


4

Dynamic RAMS

read cycle timing




early write cycle timing




TMS4416
16,384-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

write cycle timing




4
 Dynamic RAMs


read-write/read-modify-write cycle timing




4
Dynamic RAMs



NOTE 7: A write cycle or read-modify-write cycle can be intermixed with read cycles as long as the write and read-modify-write timing specifications are not violated.




NOTE 8: A read cycle or a read-modify-write cycle can be intermixed with write cycles as long as read and read-modify-write timing specifications are not violated.




NOTE 9: A read cycle or a write cycle can be intermixed with read-modify-write cycles as long as read and write timing specifications are not violated.

RAS-only refresh timing




4
Dynamic RAMs

I_{DD1} VS CYCLE TIME



ACCESS TIME DERATING CURVE





TMS4464 65,536-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

NOVEMBER 1983—REVISED NOVEMBER 1985

- 65,536 X 4 Organization
- Single 5-V Supply (10% Tolerance)
- JEDEC Standardized Pinout
- Pinout Identical to TMS4416 (16K X 4 Dynamic RAM)
- Performance Ranges:

	ACCESS TIME ROW ADDRESS (MAX)	ACCESS TIME COLUMN ADDRESS (MAX)	READ OR WRITE CYCLE (MIN)	READ-MODIFY- WRITE CYCLE (MIN)
TMS4464-12	120 ns	60 ns	230 ns	310 ns
TMS4464-15	150 ns	75 ns	260 ns	345 ns
TMS4464-20	200 ns	100 ns	330 ns	435 ns

- Long Refresh Period . . . 4 ms (Max)
- Low Refresh Overhead Time . . . As Low As 1.3% of Total Refresh Period
- On-Chip Substrate Bias Generator
- All Inputs, Outputs, and Clocks Fully TTL Compatible
- 3-State Unlatched Output
- Early Write or \bar{G} to Control Output Buffer Impedance
- Page-Mode Operation for Faster Access
- Power Dissipation As Low As:
 - Operating . . . 275 mW (Typ)
 - Standby . . . 12.5 mW (Typ)
- \overline{RAS} -Only Refresh Mode
- \overline{CAS} -Before- \overline{RAS} Refresh Mode



PIN NOMENCLATURE	
A0-A7	Address Inputs
\overline{CAS}	Column-Address Strobe
DQ1-DQ4	Data In/Data Out
\bar{G}	Output Enable
NC	No Connection
\overline{RAS}	Row-Address Strobe
VDD	5-V Supply
VSS	Ground
\bar{W}	Write Enable

description

The TMS4464 is a high-speed, 262,144-bit dynamic random-access memory, organized as 65,536 words of four bits each. It employs state-of-the-art SMOS (scaled MOS) N-channel double-level polysilicon/polycide gate technology for very high performance combined with low cost and improved reliability.

This device features maximum \overline{RAS} access times of 120 ns, 150 ns, or 200 ns. Typical power dissipation is as low as 275 mW operating and 12.5 mW standby.

New SMOS technology permits operation from a single 5-V supply, reducing system power supply and decoupling requirements, and easing board layout. I_{DD} peaks are 125 mA typical, and a -1-V input voltage undershoot can be tolerated, minimizing system noise considerations.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address and data-in lines are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

Copyright © 1985 Texas Instruments Incorporated

4-117

TMS4464

65,536-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

The TMS4464 is offered in 18-pin plastic dual-in-line and 22-lead plastic chip carrier packages. It is guaranteed for operation from 0°C to 70°C. The dual-in-line package is designed for insertion in mounting-hole rows on 7,62-mm (300-mil) centers.

operation

address (A0 through A7)

Sixteen address bits are required to decode 1 of 65,536 storage locations. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe ($\overline{\text{RAS}}$). Then the eight column-address bits are set up on pins A0 through A7 and latched onto the chip by the column-address strobe ($\overline{\text{CAS}}$). All addresses must be stable on or before the falling edges of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$. $\overline{\text{RAS}}$ is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. $\overline{\text{CAS}}$ is used as a chip select activating the column decoder and the input and output buffers.

write enable ($\overline{\text{W}}$)

The read or write mode is selected through the write-enable ($\overline{\text{W}}$) input. A logic high on the $\overline{\text{W}}$ input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When $\overline{\text{W}}$ goes low prior to $\overline{\text{CAS}}$, data out will remain in the high-impedance state for the entire cycle permitting common I/O operation.

data in (DQ1-DQ4)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of $\overline{\text{CAS}}$ or $\overline{\text{W}}$ strobes data into the on-chip data latches. These latches can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle, $\overline{\text{W}}$ is brought low prior to $\overline{\text{CAS}}$ and the data is strobed in by $\overline{\text{CAS}}$ with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle, $\overline{\text{CAS}}$ will already be low, thus the data will be strobed in by $\overline{\text{W}}$ with setup and hold times referenced to this signal. In a delayed or read-modify-write cycle, $\overline{\text{G}}$ must be high to bring the output buffers to high impedance prior to impressing data on the I/O lines.

data out (DQ1-DQ4)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until $\overline{\text{CAS}}$ is brought low. In a read cycle the output goes active after the access time interval $t_a(\text{C})$ that begins with the negative transition of $\overline{\text{CAS}}$ as long as $t_a(\text{R})$ and $t_a(\text{G})$ are satisfied. The output becomes valid after the access time has elapsed and remains valid while $\overline{\text{CAS}}$ and $\overline{\text{G}}$ are low. $\overline{\text{CAS}}$ or $\overline{\text{G}}$ going high returns it to a high-impedance state. In a delayed-write or read-modify-write cycle, the output must be put in the high-impedance state prior to applying data to the DQ input. This is accomplished by bringing $\overline{\text{G}}$ high prior to applying data, thus satisfying t_{GHD} .

output enable ($\overline{\text{G}}$)

The $\overline{\text{G}}$ input controls the impedance of the output buffers. When $\overline{\text{G}}$ is high, the buffers will remain in the high-impedance state. Bringing $\overline{\text{G}}$ low during a normal cycle will activate the output buffers putting them in the low-impedance state. It is necessary for both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ to be brought low for the output buffers to go into the low-impedance state. Once in the low-impedance state they will remain in the low-impedance state until $\overline{\text{G}}$ or $\overline{\text{CAS}}$ is brought high.

refresh

A refresh operation must be performed at least once every four milliseconds to retain data. This can be achieved by strobing each of the 256 rows (A0-A7). A normal read or write cycle will refresh all bits in each row that is selected. A $\overline{\text{RAS}}$ -only operation can be used by holding $\overline{\text{CAS}}$ at the high (inactive) level, thus conserving power as the output buffer remains in the high-impedance state.

CAS-before-RAS refresh

The CAS-before-RAS refresh is utilized by bringing CAS low earlier than RAS (see parameter t_{CLRL}) and holding it low after RAS falls (see parameter t_{RLCHR}). For successive CAS-before-RAS refresh cycles, CAS can remain low while cycling RAS. The external address is ignored and the refresh address is generated internally.


page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing random column addresses onto the chip. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. The maximum number of columns that can be addressed is determined by $t_{w(RL)}$, the maximum RAS low pulse duration.

power up

To achieve proper device operation, an initial pause of 200 μ s is required after power up followed by a minimum of eight initialization cycles.

logic symbol†




†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the dual-in-line package.

TMS4464
65,536-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

functional block diagram

4
Dynamic RAMs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Voltage on any pin including V _{DD} supply (see Note 1)	-1 V to 7 V
Short circuit output current	50 mA
Power dissipation	1 W
Operating free-air temperature	0°C to 70°C
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to V_{SS}.

recommended operating conditions

		MIN	NOM	MAX	UNIT
V _{DD}	Supply voltage	4.5	5	5.5	V
V _{SS}	Supply voltage		0		V
V _{IH}	High-level input voltage	2.4		V _{DD} +1	V
V _{IL}	Low-level input voltage (see Note 2)	-1		0.8	V
T _A	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as maximum, is used in this data sheet for logic voltage levels only.

TMS4464
65,536-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TMS4464-12			UNIT
		MIN	TYP†	MAX	
V _{OH}	High-level output voltage	I _{OH} = -5 mA			V
V _{OL}	Low-level output voltage	I _{OL} = 4.2 mA			V
I _I	Input current (leakage)	V _I = 0 V to 6.5 V, V _{DD} = 5 V, All other pins = 0 V to 6.5 V			μA
I _O	Output current (leakage)	V _O = 0 V to 5.5 V, V _{DD} = 5 V, $\overline{\text{CAS}}$ high, All outputs open			μA
I _{DD1}	Average operating current during read or write cycle	t _c = minimum cycle, All outputs open			mA
I _{DD2}	Standby current	After 1 memory cycle, DQ1-DQ4 held at > 0 V, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ high, All outputs open			mA
I _{DD3}	Average refresh current	t _c = minimum cycle, $\overline{\text{RAS}}$ low, $\overline{\text{CAS}}$ high, All outputs open			mA
I _{DD4}	Average page-mode current	t _{c(P)} = minimum cycle, $\overline{\text{RAS}}$ low, $\overline{\text{CAS}}$ cycling, All outputs open			mA

PARAMETER	TEST CONDITIONS	TMS4464-15			TMS4464-20			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
V _{OH}	High-level output voltage	I _{OH} = -5 mA			2.4			V
V _{OL}	Low-level output voltage	I _{OL} = 4.2 mA			0.4			V
I _I	Input current (leakage)	V _I = 0 V to 6.5 V, V _{DD} = 5 V, All other pins = 0 V to 6.5 V			±10			μA
I _O	Output current (leakage)	V _O = 0 V to 5.5 V, V _{DD} = 5 V, $\overline{\text{CAS}}$ high All outputs open			±10			μA
I _{DD1}	Average operating current during read or write cycle	t _c = minimum cycle All outputs open			55	70	50 60	mA
I _{DD2}	Standby current	After 1 memory cycle, DQ1-DQ4 held at > 0 V, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ high, All outputs open			2.5	5	2.5 5	mA
I _{DD3}	Average refresh current	t _c = minimum cycle, $\overline{\text{RAS}}$ low, $\overline{\text{CAS}}$ high, All outputs open			45	55	40 50	mA
I _{DD4}	Average page-mode current	t _{c(P)} = minimum cycle, $\overline{\text{RAS}}$ low, $\overline{\text{CAS}}$ cycling, All outputs open			40	50	30 40	mA

†All typical values are at T_A = 25°C and nominal supply voltages.

4
Dynamic RAMs

TMS4464
65,536-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

capacitance over recommended supply voltage range and operating free-air temperature range,
 $f = 1 \text{ MHz}$

PARAMETER		TMS4464		UNIT
		TYP†	MAX	
$C_{i(A)}$	Input capacitance, address inputs	4	7	pF
$C_{i(RC)}$	Input capacitance strobe inputs	8	10	pF
$C_{i(W)}$	Input capacitance, write enable input	8	10	pF
$C_{i/o}$	Output capacitance	8	10	pF

† All typical values are at $T_A = 25^\circ\text{C}$ and nominal supply voltages.

switching characteristics over recommended supply voltage range and operating free-air temperature range

4
Dynamic RAMs

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TMS4464-12		UNIT
			MIN	MAX	
$t_{a(C)}$	Access time from $\overline{\text{CAS}}$ $t_{RLCL} \geq \text{MAX}$, $C_L = 100 \text{ pF}$, Load = 2 Series 74 TTL gates	t_{CAC}	60		ns
$t_{a(R)}$	Access time from $\overline{\text{RAS}}$ $t_{RLCL} = \text{MAX}$, $C_L = 100 \text{ pF}$, Load = 2 Series 74 TTL gates	t_{RAC}	120		ns
$t_{a(G)}^\dagger$	Access time after $\overline{\text{G}}$ low $C_L = 100 \text{ pF}$, Load = 2 Series 74 TTL gates	t_{GAC}	35		ns
$t_{dis(CH)}$	Output disable time after $\overline{\text{CAS}}$ high $C_L = 100 \text{ pF}$, Load = 2 Series 74 TTL gates	t_{OFF}	0	30	ns
$t_{dis(G)}$	Output disable time after $\overline{\text{G}}$ high $C_L = 100 \text{ pF}$, Load = 2 Series 74 TTL gates	t_{GOFF}	0	30	ns

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TMS4464-15		TMS4464-20		UNIT
			MIN	MAX	MIN	MAX	
$t_{a(C)}$	Access time from $\overline{\text{CAS}}$ $t_{RLCL} \geq \text{MAX}$, $C_L = 100 \text{ pF}$, Load = 2 Series 74 TTL gates	t_{CAC}	75		100		ns
$t_{a(R)}$	Access time from $\overline{\text{RAS}}$ $t_{RLCL} = \text{MAX}$, $C_L = 100 \text{ pF}$, Load = 2 Series 74 TTL gates	t_{RAC}	150		200		ns
$t_{a(G)}^\dagger$	Access time after $\overline{\text{G}}$ low $C_L = 100 \text{ pF}$, Load = 2 Series 74 TTL gates	t_{GAC}	45		55		ns
$t_{dis(CH)}$	Output disable time after $\overline{\text{CAS}}$ high $C_L = 100 \text{ pF}$, Load = 2 Series 74 TTL gates	t_{OFF}	0	30	0	35	ns
$t_{dis(G)}$	Output disable time after $\overline{\text{G}}$ high $C_L = 100 \text{ pF}$, Load = 2 Series 74 TTL gates	t_{GOFF}	0	30	0	35	ns

† $t_{a(C)}$ and $t_{a(R)}$ must be satisfied to guarantee $t_{a(G)}$.

TMS4464
65,536-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

timing requirements over recommended supply voltage range and operating free-air temperature range

	ALT. SYMBOL	TMS4464-12		UNIT
		MIN	MAX	
$t_c(P)$ Page-mode cycle time	t_{PC}	120		ns
$t_c(PM)$ Page-mode cycle time (read-modify-write cycle)	t_{PCM}	200		ns
$t_c(rd)$ Read cycle time [†]	t_{RC}	230		ns
$t_c(W)$ Write cycle time	t_{WC}	230		ns
$t_c(rdW)$ Read-write/read-modify-write cycle time	t_{RWC}	310		ns
$t_w(CH)P$ Pulse duration, \overline{CAS} high (page mode)	t_{CP}	50		ns
$t_w(CH)$ Pulse duration, \overline{CAS} high (non-page mode)	t_{CPN}	50		ns
$t_w(CL)$ Pulse duration, \overline{CAS} low [‡]	t_{CAS}	60	10,000	ns
$t_w(RH)$ Pulse duration, \overline{RAS} high	t_{RP}	100		ns
$t_w(RL)$ Pulse duration, \overline{RAS} low [§]	t_{RAS}	120	10,000	ns
$t_w(W)$ Write pulse duration	t_{WP}	40		ns
t_t Transition times (rise and fall) for \overline{RAS} and \overline{CAS}	t_T	3	50	ns
$t_{su}(CA)$ Column-address setup time	t_{ASC}	0		ns
$t_{su}(RA)$ Row-address setup time	t_{ASR}	0		ns
$t_{su}(D)$ Data setup time	t_{DS}	0		ns
$t_{su}(rd)$ Read-command setup time	t_{RCS}	0		ns
$t_{su}(WCL)$ Early-write command setup time before \overline{CAS} low	t_{WCS}	0		ns
$t_{su}(WCH)$ Write-command setup time before \overline{CAS} high	t_{CWL}	40		ns
$t_{su}(WRH)$ Write-command setup time before \overline{RAS} high	t_{RWL}	40		ns
$t_h(CLCA)$ Column-address hold time after \overline{CAS} low	t_{CAH}	20		ns
$t_h(RA)$ Row-address hold time	t_{RAH}	15		ns
$t_h(RLCA)$ Column-address hold time after \overline{RAS} low	t_{AR}	80		ns
$t_h(CLD)$ Data hold time after \overline{CAS} low	t_{DH}	35		ns
$t_h(RLD)$ Data hold time after \overline{RAS} low	t_{DHR}	95		ns
$t_h(WLD)$ Data hold time after \overline{W} low	t_{DH}	35		ns
$t_h(CHrd)$ Read-command hold time after \overline{CAS} high	t_{RCH}	0		ns
$t_h(RHrd)$ Read-command hold time after \overline{RAS} high	t_{RRH}	10		ns
$t_h(CLW)$ Write-command hold time after \overline{CAS} low	t_{WCH}	35		ns
$t_h(RLW)$ Write-command hold time after \overline{RAS} low	t_{WCR}	95		ns

Continued next page.

[†]All cycle times assume $t_t = 5$ ns.

[‡]In a read-modify-write cycle, t_{CLWL} and $t_{su}(WCH)$ must be observed. Depending on the user's transition times, this may require additional \overline{CAS} low time ($t_w(CL)$).

[§]In a read-modify-write cycle, t_{RLWL} and $t_{su}(WRH)$ must be observed. Depending on the user's transition times, this may require additional \overline{RAS} low time ($t_w(RL)$).

TMS4464
65,536-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

timing requirements over recommended supply voltage range and operating free-air temperature range (continued)

	ALT. SYMBOL	TMS4464-12		UNIT
		MIN	MAX	
t_{RLCHR} Delay time, \overline{RAS} low to \overline{CAS} high [†]	t_{CHR}	25		ns
t_{RLCH} Delay time, \overline{RAS} low to \overline{CAS} high	t_{CSH}	120		ns
t_{CHRL} Delay time, \overline{CAS} high to \overline{RAS} low	t_{CRP}	0		ns
t_{RHCL} Delay time, \overline{RAS} high to \overline{CAS} low [†]	t_{RCP}	0		ns
$t_{CLR H}$ Delay time, \overline{CAS} low to \overline{RAS} high	t_{RSH}	60		ns
t_{CLWL} Delay time, \overline{CAS} low to \overline{W} low (read-modify-write cycle only) [#]	t_{CWD}	95		ns
t_{CLRL} Delay time, \overline{CAS} low to \overline{RAS} low [†]	t_{CSR}	25		ns
t_{RLCL} Delay time, \overline{RAS} low to \overline{CAS} low (maximum value specified only to guarantee access time)	t_{RCD}	25	60	ns
t_{RLWL} Delay time, \overline{RAS} low to \overline{W} low (read-modify-write cycle only) [#]	t_{RWD}	155		ns
t_{GHD} Delay time, \overline{G} high before data applied at DQ	t_{GDD}	30		ns
t_{rf} Refresh time interval	t_{REF}		4	ms

[†]CAS-before-RAS refresh option only.

[#] \overline{G} must disable the output buffers prior to applying data to the device.

TMS4464

65,536-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

timing requirements over recommended supply voltage range and operating free-air temperature range
(continued)

	ALT. SYMBOL	TMS4464-15		TMS4464-20		UNIT
		MIN	MAX	MIN	MAX	
$t_c(P)$ Page-mode cycle time	t_{PC}	145		190		ns
$t_c(PM)$ Page-mode cycle time (read-modify-write cycle)	t_{PCM}	230		295		ns
$t_c(rd)$ Read cycle time [†]	t_{RC}	260		330		ns
$t_c(W)$ Write cycle time	t_{WC}	260		330		ns
$t_c(rdW)$ Read-write/read-modify-write cycle time	t_{RWC}	345		435		ns
$t_w(CH)P$ Pulse duration, \overline{CAS} high (page mode)	t_{CP}	60		80		ns
$t_w(CH)$ Pulse duration, \overline{CAS} high (non-page mode)	t_{CPN}	60		80		ns
$t_w(CL)$ Pulse duration, \overline{CAS} low [‡]	t_{CAS}	75	10,000	100	10,000	ns
$t_w(RH)$ Pulse duration, \overline{RAS} high	t_{RP}	100		120		ns
$t_w(RL)$ Pulse duration, \overline{RAS} low [§]	t_{RAS}	150	10,000	200	10,000	ns
$t_w(W)$ Write pulse duration	t_{WP}	45		55		ns
t_t Transition times (rise and fall) for \overline{RAS} and \overline{CAS}	t_T	3	50	3	50	ns
$t_{su}(CA)$ Column-address setup time	t_{ASC}	0		0		ns
$t_{su}(RA)$ Row-address setup time	t_{ASR}	0		0		ns
$t_{su}(D)$ Data setup time	t_{DS}	0		0		ns
$t_{su}(rd)$ Read-command setup time	t_{RCS}	0		0		ns
$t_{su}(WCL)$ Early-write/read command setup time before \overline{CAS} low	t_{WCS}	0		0		ns
$t_{su}(WCH)$ Write-command setup time before \overline{CAS} high	t_{CWL}	45		60		ns
$t_{su}(WRH)$ Write-command setup time before \overline{RAS} high	t_{RWL}	45		60		ns
$t_h(CLCA)$ Column-address hold time after \overline{CAS} low	t_{CAH}	25		45		ns
$t_h(RA)$ Row-address hold time	t_{RAH}	15		20		ns
$t_h(RLCA)$ Column-address hold time after \overline{RAS} low	t_{AR}	100		145		ns
$t_h(CLD)$ Data hold time after \overline{CAS} low	t_{DH}	45		55		ns
$t_h(RLD)$ Data hold time after \overline{RAS} low	t_{DHR}	120		155		ns
$t_h(WLD)$ Data hold time after \overline{W} low	t_{DH}	45		55		ns
$t_h(CHrd)$ Read-command hold time after \overline{CAS} high	t_{RCH}	0		0		ns
$t_h(RHrd)$ Read-command hold time after \overline{RAS} high	t_{RRH}	10		15		ns
$t_h(CLW)$ Write-command hold time after \overline{CAS} low	t_{WCH}	45		55		ns
$t_h(RLW)$ Write-command hold time after \overline{RAS} low	t_{WCR}	120		155		ns

Continued next page.

[†]All cycle times assume $t_t = 5$ ns.

[‡]In a read-modify-write cycle, t_{CLWL} and $t_{su}(WCH)$ must be observed. Depending on the user's transition times, this may require additional \overline{CAS} low time ($t_w(CL)$).

[§]In a read-modify-write cycle, t_{RLWL} and $t_{su}(WRH)$ must be observed. Depending on the user's transition times, this may require additional \overline{RAS} low time ($t_w(RL)$).

4

Dynamic RAMs

TMS4464
65,536-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

timing requirements over recommended supply voltage range and operating free-air temperature range (concluded)


	ALT. SYMBOL	TMS4464-15		TMS4464-20		UNIT
		MIN	MAX	MIN	MAX	
t _{RLCHR} Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ high [†]	t _{CHR}	30		35		ns
t _{RLCH} Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ high	t _{CSH}	150		200		ns
t _{CHRL} Delay time, $\overline{\text{CAS}}$ high to $\overline{\text{RAS}}$ low	t _{CRP}	0		0		ns
t _{RHCL} Delay time, $\overline{\text{RAS}}$ high to $\overline{\text{CAS}}$ low [†]	t _{RCP}	0		0		ns
t _{CLRHR} Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{RAS}}$ high	t _{RSH}	75		100		ns
t _{CLWL} Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{W}}$ low (read-modify-write cycle only) [#]	t _{CWD}	110		140		ns
t _{CLRL} Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{RAS}}$ low [†]	t _{CSR}	30		35		ns
t _{RLCL} Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ low (maximum value specified only to guarantee access time)	t _{RCD}	25	75	30	100	ns
t _{RLWL} Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{W}}$ low (read-modify-write cycle only) [#]	t _{RWD}	185		240		ns
t _{GHD} Delay time, $\overline{\text{G}}$ high before data applied at DQ	t _{GDD}	30		35		ns
t _{rf} Refresh time interval	t _{REF}		4		4	ms

[†]CAS-before-RAS refresh option only.

[#]G must disable the output buffers prior to applying data to the device.

4
Dynamic RAMs


read cycle timing




TMS4464
65,536-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

early write cycle timing

4
Dynamic RAMs




write cycle timing




TMS4464
65,536-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

read-write/read-modify-write cycle timing


4
 Dynamic RAMs




page-mode read cycle timing



NOTE 3: A write cycle or read-modify-write cycle can be intermixed with read cycles as long as the write and read-modify-write timing specifications are not violated.




NOTE 4: A read cycle or a read-modify write cycle can be intermixed with write cycles as long as read and read-modify-write timing specifications are not violated.



NOTE 5: A read cycle or a write cycle can be intermixed with read-modify-write cycles as long as read and write timing specifications are not violated.


TMS4464
65,536-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

RAS-only refresh cycle timing




4
Dynamic RAMs

CAS-before-RAS refresh cycle timing



- 65,536 X 4 Organization
- Dual-Port Accessibility — Four I/O's for Sequential Access, Four I/O's for Random Access
- One Serial Data Register Built into Each Serial I/O for Sequential-Access Applications
- Fast Serial Ports . . . 30-MHz Shift Rate
- Mid-Scan Load — Serial Data Streams Uninterrupted by Register Reload
- $\overline{\text{TRG}}$ as Output Enable Allows Direct Connection of DQ and Address Lines to Simplify System Design
- Random-Access Port Is Compatible with the TMS4464, 64K X 4 DRAM
- 3-State Serial I/O's Allow Easy Multiplexing of Video Data Streams
- Maximum Access Time from $\overline{\text{RAS}}$. . . 120 ns
- Minimum Cycle Time (Read or Write) . . . 200 ns
- Long Refresh Period . . . 4 ms
- Low Refresh Overhead Time . . . As Low As 1.3% of Total Refresh Period
- All Inputs, Outputs, Clocks Fully TTL Compatible
- Three-State Unlatched Random-Access Outputs
- Common Random-Access I/O Capability with "Early Write" Feature
- High-Speed Page-Mode Operation for Faster Access
- $\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ Refresh and Hidden Refresh Modes



PIN NOMENCLATURE	
A0-A7	Address Inputs
$\overline{\text{CAS}}$	Column-Address Strobe
DQ1-DQ4	Random-Access Data In/ Data Out/Write-Mask Bit
$\overline{\text{RAS}}$	Row-Address Strobe
SC	Serial Data Clock
SDQ1-SDQ4	Serial Data In/Data Out
$\overline{\text{SG}}$	Serial Output Enable
$\overline{\text{TRG}}$	Transfer Register/ Q Output Enable
VDD	5-V Supply
VSS	Ground
WE	Write-Mask Select/ Write Enable

- Low Power Dissipation — Operating . . . 250 mW (Typical, DRAM Port)
- 24-Pin, 400-Mil Dual-in-Line Package

description



The 256K Multiport Video RAM is a high-speed dual-ported 65,536 × 4 bit dynamic random-access memory with on-chip data registers. The random-access port makes the memory look like it is organized as 65,536 words of four bits each like the TMS4464. The sequential-access port is interfaced to four internal 256-bit dynamic data registers which make the memory look like it is organized as 256 four-bit words of up to 256 bits each which are accessed serially.

The 256K Multiport Video RAM employs state-of-the art double-level polysilicon/polycide gate technology for very high performance combined with low cost and improved reliability.

- 262,144 X 4 Organization
- Single 5-V Supply (10% Tolerance)
- Pinout to Proposed JEDEC Standard
- Performance Ranges:

	ACCESS TIME	ACCESS TIME	READ OR WRITE CYCLE (MIN)
	ROW ADDRESS (MAX)	COLUMN ADDRESS (MAX)	
TMX44C25_-10	100 ns	50 ns	200 ns
TMX44C25_-12	120 ns	60 ns	230 ns
TMX44C25_-15	150 ns	75 ns	260 ns

- Multiple Operations Options:
 TMX44C256 — Page Mode/Enhanced Page Mode
 TMX44C257 — Static Column Mode
 TMX44C259 — 256 X 4 Bit Nibble Mode (Serial Mode)
- Long Refresh Period
 512-Cycle Refresh in 8 ms (Max)
- Three-State Unlatched Output
- Lower Power Dissipation
- New Scaled-CMOS Technology
- Low Standby Power with CMOS-Level Inputs
- High-Reliability Plastic 20-Pin 300-Mil-Wide DIP or Surface-Mount Packages



†The packages shown here are for pinout reference only. The DJ package is actually 75% of the length of the N package.

description

The Megabit DRAM devices are high-speed, 1,048,576-bit dynamic random-access memories organized as 262,144 words of four bits each. They employ state-of-the-art TIC-MOS (Scaled CMOS) technology for high performance, reliability and lower power at a low cost.

PIN NOMENCLATURE	
A0-A8	Address Inputs
CAS	Column-Address Strobe
DQ1-DQ4	Data In/Data Out
G	Data Output Enable
RAS	Row-Address Strobe
TF	Test Function
W	Write Enable
VCC	5-V Supply
VSS	Ground

- 1,048,576 X 1 Organization
- Single 5-V Supply (10% Tolerance)
- Pinout to Proposed JEDEC Standard
- Performance Ranges:



	ACCESS TIME	ACCESS COLUMN ADDRESS (MAX)	READ OR WRITE CYCLE (MIN)
TMX4C102_-10	100 ns	50 ns	200 ns
TMX4C102_-12	120 ns	60 ns	230 ns
TMX4C102_-15	150 ns	75 ns	260 ns

- Multiple Operations Options:
 TMX4C1024 — Page Mode/Enhanced Page Mode
 TMX4C1025 — 4-Bit Nibble Mode
 TMX4C1026 — 8-Bit Nibble (Byte)
 TMX4C1027 — Static Column Mode
 TMX4C1029 — 1024-Bit Nibble Mode (Serial Mode)

- Long Refresh Period
512-Cycle Refresh in 8 ms (Max)
- Three-State Unlatched Output
- Lower Power Dissipation
- New Scaled-CMOS Technology
- All Inputs and Clocks Are TTL Compatible
- Low Standby Power with CMOS-Level Inputs
- High-Reliability Plastic 18-Pin
300-Mil-Wide DIP or Surface-Mount Packages

description


The Megabit DRAM devices are high-speed, 1,048,576-bit dynamic random-access memories organized as 1,048,576 words of one bit each. They employ state-of-the-art TIC-MOS (Scaled CMOS) technology for high performance, reliability and lower power at a low cost.



†The packages shown here are for pinout reference only. The DJ package is actually 75% of the length of the N package.

PIN NOMENCLATURE	
A0-A9	Address Inputs
CAS	Column-Address Strobe
D	Data In
NC	No Connection
Q	Data Out
RAS	Row-Address Strobe
TF	Test Function
W	Write Enable
VCC	5-V Supply
VSS	Ground

General Information	1
Interchangeability Guide	2
Glossary/Timing Conventions/Data Sheet Structure	3
Dynamic RAMs	4
Dynamic RAM Modules	5
EPROMs/PROMs	6
ROMs	7
Military Products	8
Applications Information	9
Logic Symbols	10
Mechanical Data	11
ESD Guidelines	12

**ATTENTION**

These devices contain circuits to protect the inputs and outputs against damage due to high static voltages or electrostatic fields; however, it is advised that precautions be taken to avoid application of any voltage higher than maximum-rated voltages to these high-impedance circuits.

Unused inputs must always be connected to an appropriate logic voltage level, preferably either supply voltage or ground.

Additional information concerning the handling of ESD sensitive devices is provided in Section 12 in a document entitled "*Guidelines for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies.*"

TM4161EP5 65,536 BY 5-BIT MULTIPORT VIDEO RAM MODULE


JULY 1984 — REVISED NOVEMBER 1985

- 65,536 X 5 Organization
- Single 5-V Supply (10% Tolerance)
- 35-Pin Single-in-Line Package (SIP)
- Utilizes Five Multiport Video RAMs in Plastic Chip Carriers
- Serial In/Serial Out Capability
- Dual Accessibility — One Port Sequential Access, One Port Random Access
- Five Serial Shift Registers for Sequential Access Applications, Each Comprised of Four Cascaded 64-Bit Segments
- Designed for both Video and Non-Video Applications
- Fast Serial Port . . . Can Be Configured for Video Data Rates in Excess of 150 MHz
- $\overline{TR}/\overline{OE}$ as Output Enable Allows Direct Connection of DQ and Address Lines to Simplify System Design
- Separate Serial In and Serial Out to Allow Simultaneous Shift In and Out
- Supported by TI's TMS34061 Video System Controller (VSC)
- \overline{SOE} Simplifies Multiplexing of Serial Data Streams
- Long Refresh Period . . . 4 ms (256 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Outputs
- Performance Ranges:

	ACCESS TIME	ACCESS TIME	READ OR WRITE CYCLE
	ROW ADDRESS (MAX)	COLUMN ADDRESS (MAX)	(MIN)
TM4161EP5-15	150 ns	100 ns	240 ns
TM4161EP5-20	200 ns	135 ns	315 ns

- Separate \overline{CAS} Control with Common Data-In and Data-Out Lines
- Low Power Dissipation:
 - Operating . . . 1250 mW (Typ)
 - Standby . . . 400 mW (Typ)
- Operating Free-Air Temperature . . . 0°C to 70°C

P SINGLE-IN-LINE PACKAGE
(TOP VIEW)



PIN NOMENCLATURE

A0-A7	Address Inputs
$\overline{CAS1}$ - $\overline{CAS5}$	Column-Address Strobes
DQ1-DQ5	Random-Access Data In/Data Out
\overline{RAS}	Row-Address Strobe
SCLK	Serial Data Clock
SIN1-SIN5	Serial Data In
\overline{SOE}	Serial Output Enable
SOUT1-SOUT5	Serial Data Out
$\overline{TR}/\overline{OE}$	Register Transfer/Q Output Enable
VDD	5-V Supply
VSS	Ground
\overline{W}	Write Enable

5

Dynamic RAM Modules

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

Copyright © 1985, Texas Instruments Incorporated

TM4161EP5

65,536 BY 5-BIT MULTIPOINT VIDEO RAM MODULE

description

The TM4161EP5 is a 320K dual-access dynamic random-access memory module organized as 65,536 × 5-bits in a 35-pin single-in-line package comprising five TMS4161FML, 65,536 × 1-bit Multipoint Video RAMs in 22-lead plastic chip carriers mounted on top of a substrate together with five decoupling capacitors. The random-access port makes the module look like it is organized as 65,536 words of five bits each. The sequential-access port is interfaced to five internal 256-bit dynamic shift registers each organized as four cascaded 64-bit shift register segments which are accessed serially. One, two, three, or four 64-bit shift register segments can be sequentially read out after a transfer cycle depending on a two-bit code applied to the two most significant column address inputs.

The TM4161EP5 features full asynchronous dual access capability except when transferring data between the shift registers and the memory array.

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with $\overline{\text{RAS}}$ in order to retain data. $\overline{\text{CAS}}$ can remain high during the refresh sequence to conserve power. Note that the transfer of a row of data from the memory array to the shift registers also refreshes that row.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address lines and data in are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TM4161EP5 is guaranteed for operation from 0°C to 70°C.


5

Dynamic RAM Modules




TM4161EP5 65,536 BY 5-BIT MULTIPOINT VIDEO RAM MODULE

functional block diagram



TM4161EP5
65,536 BY 5-BIT MULTIPORT VIDEO RAM MODULE

TMS4161 functional block diagram



5

Dynamic RAM Modules

random-access address space to sequential address space mapping

The TM4161EP5 is designed with each row divided into four, 64-column sections which map directly onto the four segments of each shift register (see TMS4161 functional block diagram). The first column section to be shifted out is selected by the two most-significant column-address bits. If the two bits represent binary 00, then one to four register segments can be shifted out in order. If the two bits represent binary 01, then only 1 to 3 (the most significant) register segments can be shifted out in order. If the two bits represent 10, then one to two of the most-significant register segments can be shifted out in order. Finally, if the two bits represent 11 only the most-significant register segment can be shifted out. All register segments are shifted out with the least-significant bit (bit 0) first and the most-significant bit (bit 63) last. Note that if the two column-address bits equal 00 during the last register transfer cycle ($\overline{TR/QE}$ at logic level "0" as \overline{RAS} falls) a total of 256 bits can be sequentially read out of each serial output pin.

random-access operation

$\overline{\text{TR}}/\overline{\text{QE}}$

The $\overline{\text{TR}}/\overline{\text{QE}}$ pin has two functions. First, it selects either register transfer or random-access operation as $\overline{\text{RAS}}$ falls, and second, during a random-access operation, it functions as an output enable after $\overline{\text{CAS}}$ falls.

To use the TM4161EP5 in the random-access mode, $\overline{\text{TR}}/\overline{\text{QE}}$ must be high as $\overline{\text{RAS}}$ falls. Holding $\overline{\text{TR}}/\overline{\text{QE}}$ high as $\overline{\text{RAS}}$ falls keeps the 256 elements of the shift registers disconnected from the corresponding 256 bit lines of the memory array. If data is to be shifted, the shift registers must be disconnected from the bit lines. Holding $\overline{\text{TR}}/\overline{\text{QE}}$ low as $\overline{\text{RAS}}$ falls enables the 256 switches that connect the shift registers to the bit lines and indicates that a transfer will occur between the shift registers and one of the memory rows.

During random-access operation, once $\overline{\text{CAS}}$ has been pulled low, $\overline{\text{TR}}/\overline{\text{QE}}$ controls when the data will appear at the Q output (if this is a read cycle). Whenever $\overline{\text{TR}}/\overline{\text{QE}}$ is held high during random-access operation, the Q output will be in the high-impedance state. This feature removes the possibility of an overlap between data on the address lines and data appearing on the Q output making it possible to connect the address lines to the Q and D lines (Use of this organization prohibits the use of the early write cycle.).

address (A0 through A7)

Sixteen address bits are required to decode 1 of 65,536 storage cell locations. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe ($\overline{\text{RAS}}$). Then the eight column-address bits are set up on pins A0 through A7 and latched onto the chip by the column-address strobe ($\overline{\text{CAS}}$). All addresses must be stable on or before the falling edges of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$. $\overline{\text{RAS}}$ is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. $\overline{\text{CAS}}$ is used as a chip select activating the column decoder and the input and outputs buffers.

write enable ($\overline{\text{W}}$)

The read or write mode is selected through the write-enable ($\overline{\text{W}}$) input. A logic high on the $\overline{\text{W}}$ input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data inputs are disabled when the read mode is selected. The common I/O feature of the TM4161EP5 dictates the use of early write cycles to prevent contention on DQ. When $\overline{\text{W}}$ goes low prior to $\overline{\text{CAS}}$, the data outputs will remain in the high-impedance state for the entire cycle permitting common I/O operation.

data in (DQ1-DQ5)

Data is written during a write or read-modify-write cycle. The falling edge of $\overline{\text{CAS}}$ or $\overline{\text{W}}$ strobes data into the on-chip data latch. This latch can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle, $\overline{\text{W}}$ is brought low prior to $\overline{\text{CAS}}$ and the data is strobed in by $\overline{\text{CAS}}$ with setup and hold times referenced to this signal.

data out (DQ1-DQ5)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state as long as $\overline{\text{CAS}}$ or $\overline{\text{TR}}/\overline{\text{QE}}$ is held high. Data will not appear on the output until after both $\overline{\text{CAS}}$ and $\overline{\text{TR}}/\overline{\text{QE}}$ have been brought low. In a read cycle, the guaranteed maximum output enable access time is valid only if t_{CQE} is greater than $t_{\text{CQE MAX}}$, and t_{RLCL} is greater than $t_{\text{RLCL MAX}}$. Likewise, $t_{\text{a(C) MAX}}$ is valid only if t_{RLCL} is greater than $t_{\text{RLCL MAX}}$. Once the output is valid, it will remain valid while $\overline{\text{CAS}}$ and $\overline{\text{TR}}/\overline{\text{QE}}$ are both low; $\overline{\text{CAS}}$ or $\overline{\text{TR}}/\overline{\text{QE}}$ going high will return the output to a high-impedance state. In an early write cycle, the output is always in a high-impedance state. In a register transfer cycle, the output will always be in a high-impedance state.

5
Dynamic RAM Modules

refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffer is in high-impedance state unless $\overline{\text{CAS}}$ is applied, the $\overline{\text{RAS}}$ -only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with $\overline{\text{RAS}}$ causes all bits in each row to be refreshed. $\overline{\text{CAS}}$ can remain high (inactive) for this refresh sequence to conserve power.

page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the module. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. To extend beyond the 256 column locations on M1-M5, the row address and $\overline{\text{RAS}}$ are applied to multiple modules. $\overline{\text{CAS}}$ is then decoded to select the proper module.

power up

After power up, the power supply must remain at its steady-state value for 1 ms. In addition, $\overline{\text{RAS}}$ must remain high for 100 μs immediately prior to initialization. Initialization consists of performing eight $\overline{\text{RAS}}$ cycles before proper device operation is achieved.

sequential-access operation

$\overline{\text{TR}}/\overline{\text{OE}}$

Memory transfer operations involving parallel use of the shift registers are first indicated by bringing $\overline{\text{TR}}/\overline{\text{OE}}$ low before $\overline{\text{RAS}}$ falls low. This enables the switches connecting the 256 elements of the shift registers to the 256 bit lines of the memory array. The $\overline{\text{W}}$ line determines whether the data will be transferred from or to the shift registers.

write enable ($\overline{\text{W}}$)

In the sequential-access mode, $\overline{\text{W}}$ determines whether a transfer will occur from the shift registers to the memory array, or from the memory array to the shift registers. To transfer from the shift registers to the memory array, $\overline{\text{W}}$ is held low as $\overline{\text{RAS}}$ falls, and, to transfer from the memory array to the shift registers, $\overline{\text{W}}$ is held high as $\overline{\text{RAS}}$ falls. Thus, reads and writes are always with respect to the memory array. The write setup and hold times are referenced to the falling edge of $\overline{\text{RAS}}$ for this mode of operation.

row address (A0 through A7)

Eight address bits are required to select one of the 256 possible rows involved in the transfer of data to or from the shift registers. A0-A7, $\overline{\text{W}}$, and $\overline{\text{TR}}/\overline{\text{OE}}$ are latched on the falling edge of $\overline{\text{RAS}}$.

register column address (A7, A6)

To select one of the four shift register segments within each shift register (transfer from memory to register only), the appropriate 2-bit column address (A7, A6) must be valid when $\overline{\text{CAS}}$ falls. However, the $\overline{\text{CAS}}$ and segment address signals need not be supplied every transfer cycle, only when it is desired to change or select a new segment.

SCLK

Data is shifted in and out on the rising edge of SCLK. This makes it possible to view each shift register as though it were made of 256 rising edge D flip-flops connected D to Q. The TM4161EP5 is designed to work with a wide range duty cycle clock to simplify system design. Note that data will appear at the SOUT pins not only on the rising edge of SCLK but also after an access time of $t_a(\text{RSO})$ from $\overline{\text{RAS}}$ high during a parallel load of the shift registers.

SIN and SOUT

Data is shifted in through the SIN pins and is shifted out through the SOUT pins. The TM4161EP5 is designed such that it requires 3 ns hold time on SIN as SCLK rises. SOUT is guaranteed not to change for at least

8 ns after SCLK rises. When loading data into the shift registers from the serial inputs in preparation for a shift register to memory transfer operation, the serial clock must be clocked an even number of times. To guarantee proper serial clock sequence after power up, a transfer cycle must be initiated before a serial data stream is applied at SIN.

SOE

The serial output enable pin controls the impedance of the serial outputs, allowing multiplexing of more than one bank of TM4161EP5 memories into the same external video circuitry. When SOE is at a logic low level, the SOUTs will be enabled and the proper data read out. When SOE is at a logic high level, the SOUTs will be disabled and be in the high-impedance state.

refresh

The shift registers are also dynamic storage elements. The data held in the registers will be lost unless SCLK goes high to shift the data one bit position, a transfer write operation is invoked, or the data is reloaded from the memory array. See specifications for maximum register data retention times. Important: If the shift registers have remained idle for a time period which exceeds the maximum SCLK high or SCLK low time, the dynamic clock circuits will lose charge. Under these conditions, the shift register clocks must be re-enabled by performing any transfer cycle before data can be shifted into or out of the shift registers.

single-in-line package and components

- PC substrate: 0,79 mm (0.031 inch) minimum thickness
- Bypass capacitors: Multilayer ceramic
- Leads: Tin/lead solder coated over phosphor-bronze

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Voltage range on any pin except VDD and data out (see Note 1)	- 1.5 V to 10 V
Voltage range on VDD supply and data out with respect to VSS	- 1 V to 6 V
Short circuit output current	50 mA
Power dissipation	5 W
Operating free-air temperature	0°C to 70°C
Storage temperature range	- 65°C to 150°C

†Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to VSS.

recommended operating conditions

		MIN	NOM	MAX	UNIT
VDD	Supply voltage	4.5	5	5.5	V
VSS	Supply voltage		0		V
VIH	High-level input voltage	2.4		VDD+0.3	V
VIL	Low-level input voltage (see Notes 2 and 3)	- 0.6		0.8	V
TA	Operating free-air temperature	0		70	°C

- NOTES: 2. The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.
3. Due to input protection circuitry, the applied voltage may begin to clamp at -0.6 V; test conditions must comprehend this occurrence.
4. See application report entitled "TMS4164A and TMS4416 Input Protection Diode" on page 9-5.

TM4161EP5
65,536 BY 5-BIT MULTIPOINT VIDEO RAM MODULE

electrical characteristics over full range of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TM4161EP5-15			TM4161EP5-20			UNIT	
		MIN	TYP [†]	MAX	MIN	TYP [†]	MAX		
V _{OH}	High-level output voltage (DQ1-DQ5, SOUT1-SOUT5)	I _{OH} = -5 mA			2.4			V	
V _{OL}	Low-level output voltage (DQ1-DQ5, SOUT1-SOUT5)	I _{OL} = 4.2 mA			0.4			V	
I _I	Input current (leakage)	V _I = 0 V to 5.8 V, V _{DD} = 5 V, All other pins = 0 V			±10			μA	
I _O	Output current (leakage) (DQ1-DQ5, SOUT1-SOUT5)	V _O = 0.4 V to 5.5 V, V _{DD} = 5 V			±10			μA	
I _{DD1}	Average operating current during read or write cycle	t _c (rd) = minimum cycle time, TR/OE low after RAS falls, [‡] SCLK and SIN low, SOE high, No load on DQ1-DQ5 and SOUT1-SOUT5			250	350	250	350	mA
I _{DD2} [§]	Standby current	After 1 RAS cycle, RAS and CAS high, SCLK and SIN low, SOE high, No load on DQ1-DQ5 and SOUT1-SOUT5			80	100	80	100	mA
I _{DD3}	Average refresh current	t _c (rd) = minimum cycle time, CAS high, RAS cycling, SCLK and SIN low, SOE high, TR/OE high, No load on DQ1-DQ5 and SOUT1-SOUT5			210	275	185	250	mA
I _{DD4}	Average page-mode current	t _c (P) = minimum cycle time, RAS low, CAS cycling, TR/OE low after RAS falls, SCLK and SIN low, SOE high, No load on DQ1-DQ5 and SOUT1-SOUT5			225	275	200	250	mA
I _{DD5}	Average shift register current (includes I _{DD2})	RAS and CAS high, t _c (SCLK) = t _c (SCLK) min, No load on DQ1-DQ5 and SOUT1-SOUT5			150	200	150	200	mA
I _{DD6}	Worst case average DRAM and shift register current	t _c (rd) = minimum cycle time, t _c (SCLK) = minimum cycle time, TR/OE low after RAS falls, No load on DQ1-DQ5 and SOUT1-SOUT5			425	475	400	450	mA

[†]All typical values are at T_A = 25°C and nominal supply voltages.

[‡]See appropriate timing diagram.

[§]V_{IL} > -0.6 V

TM4161EP5 65,536 BY 5-BIT MULTIPOINT VIDEO RAM MODULE

capacitance over recommended supply voltage and operating free-air temperature range, $f = 1 \text{ MHz}$

PARAMETER		MAX	UNIT
$C_i(\text{A})$	Input capacitance, address inputs	35	pF
$C_i(\text{DO})$	Input capacitance, data inputs	25	
$C_i(\text{RC})$	Input capacitance, strobe inputs	50	
$C_i(\text{W})$	Input capacitance, write enable input	50	
$C_i(\text{CK})$	Input capacitance, serial clock	50	
$C_i(\text{SI})$	Input capacitance, serial in	25	
$C_i(\text{SOE})$	Input capacitance, serial output enable	30	
$C_i(\text{TR})$	Input capacitance, register transfer input	35	
$C_o(\text{SOUT})$	Output capacitance, serial out	35	

†All typical values are at $T_A = 25^\circ\text{C}$ and nominal supply voltages.

switching characteristics over recommended supply voltage range and operating free-air temperature range (see Figure 1)

PARAMETER	TEST CONDITIONS†	ALT. SYMBOL	TM4161EP5-15		TM4161EP5-20		UNIT
			MIN	MAX	MIN	MAX	
$t_a(\text{C})$	Access time from $\overline{\text{CAS}}$	$C_L = 100 \text{ pF}$		100		135	ns
$t_a(\text{QE})$	Access time of Q from $\overline{\text{TR}}/\overline{\text{OE}}$ low	$C_L = 100 \text{ pF}$		40		50	
$t_a(\text{R})$	Access time from $\overline{\text{RAS}}$	$t_{\text{RLCL}} = \text{MAX},$ $C_L = 100 \text{ pF}$	t_{RAC}	150		200	
$t_a(\text{RSO})$	SOUT access time from $\overline{\text{RAS}}$ high	$C_L = 30 \text{ pF}$		65		85	
$t_a(\text{SOE})$	Access time from $\overline{\text{SOE}}$ low to SOUT	$C_L = 30 \text{ pF}$		30		30	
$t_a(\text{SO})$	Access time from SCLK	$C_L = 30 \text{ pF}$		45		50	
$t_{\text{dis}}(\text{CH})^\ddagger$	Q output disable time from $\overline{\text{CAS}}$ high	$C_L = 100 \text{ pF}$	t_{OFF}	40		40	
$t_{\text{dis}}(\text{QE})^\ddagger$	Q output disable time from $\overline{\text{TR}}/\overline{\text{OE}}$ high	$C_L = 100 \text{ pF}$		40		40	
$t_{\text{dis}}(\text{SOE})^\ddagger$	Serial output disable time from $\overline{\text{SOE}}$ high	$C_L = 30 \text{ pF}$		30		30	

†Figure 1 shows the load circuit.

‡The maximum values for $t_{\text{dis}}(\text{CH})$, $t_{\text{dis}}(\text{QE})$, and $t_{\text{dis}}(\text{SOE})$ define the time at which the output achieves the open circuit condition and are not referenced to V_{OH} or V_{OL} .

TM4161EP5
65,536 BY 5-BIT MULTIPOINT VIDEO RAM MODULE

timing requirements over recommended supply voltage range and operating free-air temperature range

	ALT. SYMBOL	TM4161EP5-15		TM4161EP5-20		UNIT
		MIN	MAX	MIN	MAX	
$t_{c(P)}$ Page-mode cycle time	tPC	160		225		ns
$t_{c(rd)}$ Read cycle time [†]	tRC	240		315		ns
$t_{c(W)}$ Write cycle time	tWC	240		315		ns
$t_{c(TW)}$ Transfer write cycle time [‡]		240		315		ns
$t_{c(Trd)}$ Transfer read cycle time		240		315		ns
$t_{c(SCLK)}$ Serial-clock cycle time	tSCC	45	50,000	50	50,000	ns
$t_w(CH)$ Pulse duration, \overline{CAS} high (precharge time) [§]	tCP	50		80		ns
$t_w(CL)$ Pulse duration, \overline{CAS} low	tCAS	100	10,000	135	10,000	ns
$t_w(RH)$ Pulse duration, \overline{RAS} high (precharge time)	tRP	80		105		ns
$t_w(RL)$ Pulse duration, \overline{RAS} low	tRAS	150	10,000	200	10,000	ns
$t_w(W)$ Write pulse duration	tWP	45		45		ns
$t_w(CKL)$ Pulse duration, SCLK low		10		10		ns
$t_w(CKH)$ Pulse duration, SCLK high		12		12		ns
$t_w(QE)$ $\overline{TR}/\overline{OE}$ pulse duration low time (read cycle)		40		40		ns
t_t Transition times (rise and fall) \overline{RAS} , \overline{CAS} , and SCLK	tT	3	50	3	50	ns
$t_{su(CA)}$ Column-address setup time	tASC	0		0		ns
$t_{su(RA)}$ Row-address setup time	tASR	0		0		ns
$t_{su(RW)}$ W setup time before \overline{RAS} low with $\overline{TR}/\overline{OE}$ low		0		0		ns
$t_{su(D)}$ Data setup time	tDS	0		0		ns
$t_{su(rd)}$ Read-command setup time	tRCS	0		0		ns
$t_{su(WCL)}$ Early write-command setup time before \overline{CAS} low	tWCS	-5		-5		ns
$t_{su(WCH)}$ Write-command setup time before \overline{CAS} high	tCWL	40		60		ns
$t_{su(WRH)}$ Write-command setup time before \overline{RAS} high	tRWL	40		60		ns
$t_{su(TR)}$ $\overline{TR}/\overline{OE}$ setup time before \overline{RAS} low		0		0		ns
$t_{su(SI)}$ Serial-data setup time before SCLK high		6		6		ns
$t_h(SI)$ Serial-data-in hold time after SCLK high		3		3		ns
$t_h(CLCA)$ Column-address hold time after \overline{CAS} low	tCAH	45		55		ns
$t_h(RA)$ Row-address hold time	tRAH	20		25		ns
$t_h(RW)$ W hold time after \overline{RAS} low with $\overline{TR}/\overline{OE}$ low		20		20		ns
$t_h(RLCA)$ Column-address hold time after \overline{RAS} low	tAR	95		120		ns
$t_h(CLD)$ Data hold time after \overline{CAS} low	tDH	60		80		ns
$t_h(RLD)$ Data hold time after \overline{RAS} low	tDHR	110		145		ns
$t_h(WLD)$ Data hold time after W low	tDH	45		55		ns
$t_h(CHrd)$ Read-command hold time after \overline{CAS} high	tRCH	0		0		ns

(Continued next page.)

NOTE 5: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, V_{IL} max and V_{IH} min must be met at the 10% and 90% points.

[†]All cycle times assume $t_t = 5$ ns except $t_{c(SCLK)}$ which assumes $t_t = 3$ ns.

[‡]Multiple transfer write cycles require separation by either a 500-ns \overline{RAS} -precharge interval or any other active \overline{RAS} -cycle.

[§]Page-mode only.

timing requirements over recommended supply voltage range and operating free-air temperature range (concluded)

	ALT. SYMBOL	TM4161EP5-15		TM4161EP5-20		UNIT
		MIN	MAX	MIN	MAX	
$t_{h(RHrd)}$ Read-command hold time after \overline{RAS} high	t_{RRH}	5		5		ns
$t_{h(CLW)}$ Write-command hold time after \overline{CAS} low	t_{WCH}	60		80		ns
$t_{h(RLW)}$ Write-command hold time after \overline{RAS} low	t_{WCR}	110		145		ns
$t_{h(RSO)}$ Serial-data-out hold time after \overline{RAS} low with $\overline{TR}/\overline{OE}$ low		30		30		ns
$t_{h(SO)}$ Serial-data-out hold time after SCLK high		8		8		ns
$t_{h(TR)}$ $\overline{TR}/\overline{OE}$ hold time after \overline{RAS} low (transfer)		20		20		ns
t_{RLCH} Delay time, \overline{RAS} low to \overline{CAS} high	t_{CSH}	150		200		ns
t_{CHRL} Delay time, \overline{CAS} high to \overline{RAS} low	t_{CRP}	0		0		ns
t_{CLQEH} Delay time, \overline{CAS} low to \overline{OE} high		100		135		ns
$t_{CLR H}$ Delay time, \overline{CAS} low to \overline{RAS} high	t_{RSH}	100		135		ns
t_{COE} Delay time, \overline{CAS} low to \overline{OE} low (maximum value specified only to guarantee $t_a(QE)$ access time)			60		85	ns
t_{RHSC} Delay time, \overline{RAS} high to SCLK high		80	50,000	80	50,000	ns
t_{RLCL} Delay time, \overline{RAS} low to \overline{CAS} low (maximum value specified only to guarantee access time)	t_{RCD}	25	50	30	65	ns
t_{CKRL} Delay time, SCLK high before \overline{RAS} low with $\overline{TR}/\overline{OE}$ low [†]		10	50,000	10	50,000	ns
$t_{rf(MA)}$ Refresh time interval, memory array	t_{REF1}		4		4	ms
$t_{rf(SR)}$ Refresh time interval, shift register [#]	t_{REF2}		50,000		50,000	ns

NOTE 5: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, V_{IL} max and V_{IH} min must be met at the 10% and 90% points.

[†]SCLK may be high or low during $t_w(RL)$, but there can not be any positive edge transitions on SCLK for a minimum of 10 ns prior to \overline{RAS} going low with $\overline{TR}/\overline{OE}$ low (i.e., before a transfer cycle).

[#]See "refresh" on page 5-9.

5
Dynamic RAM Modules

PARAMETER MEASUREMENT INFORMATION





FIGURE 1. LOAD CIRCUIT

TM4161EP5
65,536 BY 5-BIT MULTI-PORT VIDEO RAM MODULE


read cycle timing




5

Dynamic RAM Modules

early write cycle timing






NOTES: 6. Timing is for non-multiplexed DQ and address lines.

7. A write cycle or a read-modify-write cycle can be intermixed with read cycles as long as the write and read-modify-write timing specifications are not violated.


page-mode write cycle timing



NOTES: 6. Timing is for non-multiplexed DQ and address lines.
8. A read cycle or a read-modify-write cycle can be intermixed with write cycles as long as the read and read-modify-write timing specifications are not violated.

TM4161EP5
65,536 BY 5-BIT MULTI-PORT VIDEO RAM MODULE


RAS-only refresh timing



5

Dynamic RAM Modules


shift register to memory timing



- NOTES: 9. The shift register to memory cycle is used to transfer data from the shift registers to the memory array. Every one of the 256 locations in each shift register is written into the 256 columns of the selected row. Note that the data that was in the shift registers may have resulted, either from a serial shift in or from a parallel load of the shift registers from one of the memory array rows.
10. SOE assumed low.
11. SCLK may be high or low during $t_w(RL)$.


TM4161EP5
65,536 BY 5-BIT MULTIPOINT VIDEO RAM MODULE

memory to shift register timing




- NOTES: 10. \overline{SOE} assumed low.
 11. SCLK may be high or low during $t_w(RL)$.
 12. The memory to shift register cycle is used to load the shift registers in parallel from the memory array. Every one of the 256 locations in each shift register are written into from the 256 columns of the selected row. Note that the data that is loaded into the shift registers may be either shifted out or written back into another row.

serial data shift timing



- NOTES:
- When loading data into the shift registers from the serial input in preparation for a shift register to memory transfer operation, the serial clock must be clocked an even number of times.
 - While shifting data through the serial shift registers, the state of $\overline{TR}/\overline{QE}$ is a don't care as long as $\overline{TR}/\overline{QE}$ is held high when \overline{RAS} goes low and $t_{su}(TR)$ and $t_h(TR)$ timings are observed. This requirement avoids the initiation of a register-to-memory or memory-to-register data transfer operation. The serial data transfer cycle is used to shift data in and/or out of the shift registers.

shift register to memory multiple timing




[†]CAS and register address need not be supplied every cycle, only when it is desired to change or select a new register length.

NOTES: 10. SOE assumed low.

- The shift register to memory multiple cycle is used to write the shift register data to more than one row of the memory array. An application of this could be clearing all memory. To do this, the SIN lines would be held at 0 to fill all locations in the shift registers with 0's. The shift registers would then be written into all 256 rows of the memory array in 256 cycles. The random output ports (DQ1-DQ5) will be in a high-impedance state as long as register transfer cycles are selected.
- SCLK is a don't care except that no positive transitions on SCLK can occur for a period equal to t_{ckRL} prior to \overline{RAS} falling with $\overline{TR/OE}$ low.

memory to shift register to memory multiple timing



†CAS and register address need not be supplied every cycle, only when it is desired to change from one register address to another.


NOTES: 10. SOE assumed low.

16. SCLK is a don't care except that no positive transitions on SCLK can occur for a period equal to t_{CRKL} prior to \overline{RAS} falling with $\overline{TR}/\overline{OE}$ low.

17. The memory to shift register to memory multiple cycle is used to reorder the rows within the memory array itself. First, the data in a row is stored in the shift register and then it is written into other selected rows. The random output port Q will be in a high-impedance state as long as register transfer cycles are selected.

TM4161EP5 65,536 BY 5-BIT MULTIPOINT VIDEO RAM MODULE

TI single-in-line package nomenclature



5

Dynamic RAM Modules

TM4161EV4

65,536 BY 4-BIT MULTIPOINT VIDEO RAM MODULE


JULY 1984 — REVISED NOVEMBER 1985

- 65,536 X 4 Organization
- Single 5-V Supply (10% Tolerance)
- 31-Pin Single-in-Line Package (SIP)
- Utilizes Four Multipoint Video RAMs in Plastic Chip Carriers
- Serial In/Serial Out Capability
- Dual Accessibility — One Port Sequential Access, One Port Random Access
- Four Serial Shift Registers for Sequential Access Applications, Each Comprised of Four Cascaded 64-Bit Segments
- Designed for both Video and Non-Video Applications
- Fast Serial Port . . . Can Be Configured for Video Data Rates in Excess of 150 MHz
- $\overline{TR}/\overline{QE}$ as Output Enable Allows Direct Connection of DQ and Address Lines to Simplify System Design
- Separate Serial In and Serial Out to Allow Simultaneous Shift In and Out
- Supported by TI's TMS34061 Video System Controller (VSC)
- \overline{SOE} Simplifies Multiplexing of Serial Data Streams
- Long Refresh Period . . . 4 ms (256 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Outputs
- Performance Ranges:

	ACCESS TIME ROW ADDRESS (MAX)	ACCESS TIME COLUMN ADDRESS (MAX)	READ OR WRITE CYCLE (MIN)
TM4161EV4-15	150 ns	100 ns	240 ns
TM4161EV4-20	200 ns	135 ns	315 ns

- Separate \overline{CAS} Control with Common Data-In and Data-Out Lines
- Low Power Dissipation:
 - Operating . . . 1000 mW (Typ)
 - Standby . . . 320 mW (Typ)
- Operating Free-Air Temperature . . . 0°C to 70°C

V SINGLE-IN-LINE PACKAGE
(TOP VIEW)



PIN NOMENCLATURE

A0-A7	Address Inputs
$\overline{CAS1}$ - $\overline{CAS4}$	Column-Address Strobes
DQ1-DQ4	Random-Access Data In/Data Out
\overline{RAS}	Row-Address Strobe
SCLK	Serial Data Clock
SIN1-SIN4	Serial Data In
\overline{SOE}	Serial Output Enable
SOUT1-SOUT4	Serial Data Out
$\overline{TR}/\overline{QE}$	Register Transfer/Q Output Enable
VDD	5-V Supply
VSS	Ground
\overline{W}	Write Enable

5

Dynamic RAM Modules

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.


**TEXAS
INSTRUMENTS**

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

Copyright © 1985, Texas Instruments Incorporated

5-25

TM4161EV4

65,536 BY 4-BIT MULTIPOINT VIDEO RAM MODULE

description

The TM4161EV4 is a 256K dual-access dynamic random-access memory module organized as 65,536 × 4-bits in a 31-pin single-in-line package comprising four TMS4161FML, 65,536 × 1-bit Multipoint Video RAMs in 22-lead plastic chip carriers mounted on top of a substrate together with four decoupling capacitors. The random-access port makes the memory look like it is organized as 65,536 words of four bits each. The sequential access port is interfaced to four internal 256-bit dynamic shift registers each organized as four cascaded 64-bit shift register segments which are accessed serially. One, two, three, or four 64-bit shift register segments can be sequentially read out after a transfer cycle depending on a two-bit code applied to the two most significant column address inputs.

The TM4161EV4 features full asynchronous dual access capability except when transferring data between the shift registers and the memory array.

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with $\overline{\text{RAS}}$ in order to retain data. $\overline{\text{CAS}}$ can remain high during the refresh sequence to conserve power. Note that the transfer of a row of data from the memory array to the shift registers also refreshes that row.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address lines and data in are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.


The TM4161EV4 is guaranteed for operation from 0°C to 70°C.

5

Dynamic RAM Modules


TM4161EV4
65,536 BY 4-BIT MULTIPOINT VIDEO RAM MODULE

functional block diagram



TM4161EV4 65,536 BY 4-BIT MULTIPORT VIDEO RAM MODULE

TMS4161 functional block diagram



random-access address space to sequential-address space mapping

The TM4161EV4 is designed with each row divided into four, 64-column sections which map directly onto the four segments of each shift register (see TMS4161 functional block diagram). The first column section to be shifted out is selected by the two most-significant column-address bits. If the two bits represent binary 00, then one to four register segments can be shifted out in order. If the two bits represent binary 01, then only 1 to 3 (the most significant) register segments can be shifted out in order. If the two bits represent 10, then one to two of the most-significant register segments can be shifted out in order. Finally, if the two bits represent 11 only the most-significant register segment can be shifted out. All register segments are shifted out with the least-significant bit (bit 0) first and the most-significant bit (bit 63) last. Note that if the two column-address bits equal 00 during the last register transfer cycle ($\overline{\text{TR/OE}}$ at logic level "0" as RAS falls) a total of 256 bits can be sequentially read out of each serial output pin.

random-access operation

$\overline{\text{TR}}/\overline{\text{OE}}$

The $\overline{\text{TR}}/\overline{\text{OE}}$ pin has two functions. First, it selects either register transfer or random-access operation as $\overline{\text{RAS}}$ falls, and second, during a random-access operation, it functions as an output enable after $\overline{\text{CAS}}$ falls.

To use the TM4161EV4 in the random-access mode, $\overline{\text{TR}}/\overline{\text{OE}}$ must be high as $\overline{\text{RAS}}$ falls. Holding $\overline{\text{TR}}/\overline{\text{OE}}$ high as $\overline{\text{RAS}}$ falls keeps the 256 elements of the shift registers disconnected from the corresponding 256 bit lines of the memory array. If data is to be shifted, the shift registers must be disconnected from the bit lines. Holding $\overline{\text{TR}}/\overline{\text{OE}}$ low as $\overline{\text{RAS}}$ falls enables the 256 switches that connect the shift registers to the bit lines and indicates that a transfer will occur between the shift registers and one of the memory rows.

During random-access operation, once $\overline{\text{CAS}}$ has been pulled low, $\overline{\text{TR}}/\overline{\text{OE}}$ controls when the data will appear at the Q output (if this a read cycle). Whenever $\overline{\text{TR}}/\overline{\text{OE}}$ is held high during random-access operation, the Q output will be in the high-impedance state. This feature removes the possibility of an overlap between data on the address lines and data appearing on the Q output making it possible to connect the address lines to the Q and D lines (Use of this organization prohibits the use of the early write cycle.).

address (A0 through A7)

Sixteen address bits are required to decode 1 of 65,536 storage cell locations. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe ($\overline{\text{RAS}}$). Then the eight column-address bits are set up on pins A0 through A7 and latched onto the chip by the column-address strobe ($\overline{\text{CAS}}$). All addresses must be stable on or before the falling edges of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$. $\overline{\text{RAS}}$ is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. $\overline{\text{CAS}}$ is used as a chip select activating the column decoder and the input and output buffers.

write enable ($\overline{\text{W}}$)

The read or write mode is selected through the write-enable ($\overline{\text{W}}$) input. A logic high on the $\overline{\text{W}}$ input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data inputs are disabled when the read mode is selected. The common I/O feature of the TM4161EV4 dictates the use of early write cycles to prevent contention on DQ. When $\overline{\text{W}}$ goes low prior to $\overline{\text{CAS}}$, the data outputs will remain in the high-impedance state for the entire cycle permitting common I/O operation.

data in (DQ1-DQ4)

Data is written during a write or read-modify-write cycle. The falling edge of $\overline{\text{CAS}}$ or $\overline{\text{W}}$ strobes data into the on-chip data latch. This latch can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle, $\overline{\text{W}}$ is brought low prior to $\overline{\text{CAS}}$ and the data is strobed in by $\overline{\text{CAS}}$ with setup and hold times referenced to this signal.

data out (DQ1-DQ4)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state as long as $\overline{\text{CAS}}$ or $\overline{\text{TR}}/\overline{\text{OE}}$ is held high. Data will not appear on the output until after both $\overline{\text{CAS}}$ and $\overline{\text{TR}}/\overline{\text{OE}}$ have been brought low. In a read cycle, the guaranteed maximum output enable access time is valid only if t_{CQE} is greater than $t_{\text{CQE MAX}}$, and t_{RLCL} is greater than $t_{\text{RLCL MAX}}$. Likewise, $t_{\text{a(C) MAX}}$ is valid only if t_{RLCL} is greater than $t_{\text{RLCL MAX}}$. Once the output is valid, it will remain valid while $\overline{\text{CAS}}$ and $\overline{\text{TR}}/\overline{\text{OE}}$ are both low; $\overline{\text{CAS}}$ or $\overline{\text{TR}}/\overline{\text{OE}}$ going high will return the output to a high-impedance state. In an early write cycle, the output is always in a high-impedance state. In a register transfer cycle, the output will always be in a high-impedance state.

refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffer is in high-impedance state unless $\overline{\text{CAS}}$ is applied, the $\overline{\text{RAS}}$ -only refresh sequence avoids any output

TM4161EV4

65,536 BY 4-BIT MULTIPOINT VIDEO RAM MODULE

during refresh. Strobing each of the 256 row addresses (A0 through A7) with $\overline{\text{RAS}}$ causes all bits in each row to be refreshed. $\overline{\text{CAS}}$ can remain high (inactive) for this refresh sequence to conserve power.

page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the module. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. To extend beyond the 256 column locations on M1-M4, the row address and $\overline{\text{RAS}}$ are applied to multiple modules. $\overline{\text{CAS}}$ is then decoded to select the proper module.

power up

After power up, the power supply must remain at its steady-state value for 1 ms. In addition, $\overline{\text{RAS}}$ must remain high for 100 μs immediately prior to initialization. Initialization consists of performing eight $\overline{\text{RAS}}$ cycles before proper device operation is achieved.

sequential-access operation

$\overline{\text{TR}}/\overline{\text{QE}}$

Memory transfer operations involving parallel use of the shift registers are first indicated by bringing $\overline{\text{TR}}/\overline{\text{QE}}$ low before $\overline{\text{RAS}}$ falls low. This enables the switches connecting the 256 elements of the shift registers to the 256 bit lines of the memory array. The $\overline{\text{W}}$ line determines whether the data will be transferred from or to the shift registers.

write enable ($\overline{\text{W}}$)

In the sequential-access mode, $\overline{\text{W}}$ determines whether a transfer will occur from the shift registers to the memory array, or from the memory array to the shift registers. To transfer from the shift registers to the memory array, $\overline{\text{W}}$ is held low as $\overline{\text{RAS}}$ falls, and, to transfer from the memory array to the shift registers, $\overline{\text{W}}$ is held high as $\overline{\text{RAS}}$ falls. Thus, reads and writes are always with respect to the memory array. The write setup and hold times are referenced to the falling edge of $\overline{\text{RAS}}$ for this mode of operation.

row address (A0 through A7)

Eight address bits are required to select one of the 256 possible rows involved in the transfer of data to or from the shift registers. A0-A7, $\overline{\text{W}}$, and $\overline{\text{TR}}/\overline{\text{QE}}$ are latched on the falling edge of $\overline{\text{RAS}}$.

register column address (A7, A6)

To select one of the four shift register segments within each shift register (transfer from memory to register only), the appropriate 2-bit column address (A7, A6) must be valid when $\overline{\text{CAS}}$ falls. However, the $\overline{\text{CAS}}$ and segment address signals need not be supplied every transfer cycle, only when it is desired to change or select a new segment.

SCLK

Data is shifted in and out on the rising edge of SCLK. This makes it possible to view each shift register as though it were made of 256 rising edge D flip-flops connected D to Q. The TM4161EV4 is designed to work with a wide range duty cycle clock to simplify system design. Note that data will appear at the SOUT pins not only on the rising edge of SCLK but also after an access time of $t_{\text{a}}(\text{RSQ})$ from $\overline{\text{RAS}}$ high during a parallel load of the shift registers.

SIN and SOUT

Data is shifted in through the SIN pins and is shifted out through the SOUT pins. The TM4161EV4 is designed such that it requires 3 ns hold time on SIN as SCLK rises. SOUT is guaranteed not to change for at least 8 ns after SCLK rises. When loading data into the shift registers from the serial inputs in preparation for a shift register to memory transfer operation, the serial clock must be clocked an even number of times. To guarantee proper serial clock sequence after power up, a transfer cycle must be initiated before a serial data stream is applied at SIN.

SOE

The serial output enable pin controls the impedance of the serial outputs, allowing multiplexing of more than one bank of TM4161EV4 memories into the same external video circuitry: When SOE is at a logic low level, the SOUTs will be enabled and the proper data read out. When SOE is at a logic high level, the SOUTs will be disabled and be in the high-impedance state.

refresh

The shift registers are also dynamic storage elements. The data held in the registers will be lost unless SCLK goes high to shift the data one bit position, a transfer write operation is invoked, or the data is reloaded from the memory array. See specifications for maximum register data retention times. Important: If the shift registers have remained idle for a time period which exceeds the maximum SCLK high or SCLK low time, the dynamic clock circuits will lose charge. Under these conditions, the shift register clocks must be re-enabled by performing any transfer cycle before data can be shifted into or out of the shift registers.

single-in-line package and components

PC substrate: 0,79 mm (0.031 inch) minimum thickness

Bypass capacitors: Multilayer ceramic

Leads: Tin/lead solder coated over phosphor-bronze

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Voltage range on any pin except V _{DD} and data out (see Note 1)	– 1.5 V to 10 V
Voltage range on V _{DD} supply and data out with respect to V _{SS}	– 1 V to 6 V
Short circuit output current	50 mA
Power dissipation	4 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	– 65°C to 150°C

†Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to V_{SS}.

recommended operating conditions

		MIN	NOM	MAX	UNIT
V _{DD}	Supply voltage	4.5	5	5.5	V
V _{SS}	Supply voltage		0		V
V _{IH}	High-level input voltage	2.4		V _{DD} +0.3	V
V _{IL}	Low-level input voltage (see Notes 2 and 3)	– 0.6		0.8	V
T _A	Operating free-air temperature	0		70	°C

- NOTES: 2. The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.
3. Due to input protection circuitry, the applied voltage may begin to clamp at – 0.6 V; test conditions must comprehend this occurrence.
4. See application report entitled "TMS4164A and TMS4416 Input Protection Diode" on page 9-5.

TM4161EV4
65,536 BY 4-BIT MULTIPOINT VIDEO RAM MODULE

electrical characteristics over full range of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TM4161EV4-15			TM4161EV4-20			UNIT
		MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	
V _{OH}	High-level output voltage (DQ1-DQ4, SOUT1-SOUT4)	I _{OH} = -5 mA			2.4			V
V _{OL}	Low-level output voltage (DQ1-DQ4, SOUT1-SOUT4)	I _{OL} = 4.2 mA			0.4			V
I _I	Input current (leakage)	V _I = 0 V to 5.8 V, V _{DD} = 5 V, All other pins = 0 V			±10			μA
I _O	Output current (leakage) (DQ1-DQ4, SOUT1-SOUT4)	V _O = 0.4 V to 5.5 V, V _{DD} = 5 V			±10			μA
I _{DD1}	Average operating current during read or write cycle	t _{c(rd)} = minimum cycle time, $\overline{TR}/\overline{QE}$ low after \overline{RAS} falls, † SCLK and SIN low, \overline{SOE} high, No load on DQ1-DQ4 and SOUT1-SOUT4			200 280			mA
I _{DD2} [§]	Standby current	After 1 \overline{RAS} cycle, \overline{RAS} and \overline{CAS} high, SCLK and SIN low, \overline{SOE} high, No load on DQ1-DQ4 and SOUT1-SOUT4			64 80			mA
I _{DD3}	Average refresh current	t _{c(rd)} = minimum cycle time, \overline{CAS} high, \overline{RAS} cycling, SCLK and SIN low, \overline{SOE} high, $\overline{TR}/\overline{QE}$ high, No load on DQ1-DQ4 and SOUT1-SOUT4			168 220			mA
I _{DD4}	Average page-mode current	t _{c(P)} = minimum cycle time, \overline{RAS} low, \overline{CAS} cycling, $\overline{TR}/\overline{QE}$ low after \overline{RAS} falls, SCLK and SIN low, \overline{SOE} high, No load on DQ1-DQ4 and SOUT1-SOUT4			180 220			mA
I _{DD5}	Average shift register current (includes I _{DD2})	\overline{RAS} and \overline{CAS} high, t _{c(SCLK)} = t _{c(SCLK)} min, No load on DQ1-DQ4 and SOUT1-SOUT4			120 160			mA
I _{DD6}	Worst case average DRAM and shift register current	t _{c(rd)} = minimum cycle time, t _{c(SCLK)} = minimum cycle time, $\overline{TR}/\overline{QE}$ low after \overline{RAS} falls, No load on DQ1-DQ4 and SOUT1-SOUT4			340 380			mA

†All typical values are at T_A = 25°C and nominal supply voltages.

‡See appropriate timing diagram.

§V_{IL} > -0.6 V

TM4161EV4 65,536 BY 4-BIT MULTIPOINT VIDEO RAM MODULE

capacitance over recommended supply voltage and operating free-air temperature range, $f = 1 \text{ MHz}$

PARAMETER		MAX	UNIT
$C_i(A)$	Input capacitance, address inputs	35	pF
$C_i(DQ)$	Input capacitance, data inputs	20	
$C_i(RC)$	Input capacitance, strobe inputs	40	
$C_i(W)$	Input capacitance, write enable input	40	
$C_i(CK)$	Input capacitance, serial clock	30	
$C_i(SI)$	Input capacitance, serial in	20	
$C_i(SOE)$	Input capacitance, serial output enable	30	
$C_i(TR)$	Input capacitance, register transfer input	30	
$C_o(SOUT)$	Output capacitance, serial out	20	

† All typical values are at $T_A = 25^\circ\text{C}$ and nominal supply voltages.

switching characteristics over recommended supply voltage range and operating free-air temperature range (see Figure 1)

PARAMETER	TEST CONDITIONS†	ALT. SYMBOL	TM4161EV4-15		TM4161EV4-20		UNIT
			MIN	MAX	MIN	MAX	
$t_a(C)$	Access time from \overline{CAS}	$C_L = 100 \text{ pF}$		100		135	ns
$t_a(QE)$	Access time of Q from $\overline{TR}/\overline{QE}$ low	$C_L = 100 \text{ pF}$		40		50	
$t_a(R)$	Access time from \overline{RAS}	$t_{RLCL} = \text{MAX},$ $C_L = 100 \text{ pF}$	t_{RAC}	150		200	
$t_a(RSO)$	SOUT access time from \overline{RAS} high	$C_L = 30 \text{ pF}$		65		85	
$t_a(SOE)$	Access time from \overline{SOE} low to SOUT	$C_L = 30 \text{ pF}$		30		30	
$t_a(SO)$	Access time from SCLK	$C_L = 30 \text{ pF}$		45		50	
$t_{dis}(CH)^\ddagger$	Q output disable time from \overline{CAS} high	$C_L = 100 \text{ pF}$	t_{OFF}	40		40	
$t_{dis}(QE)^\ddagger$	Q output disable time from $\overline{TR}/\overline{QE}$ high	$C_L = 100 \text{ pF}$		40		40	
$t_{dis}(SOE)^\ddagger$	Serial output disable time from \overline{SOE} high	$C_L = 30 \text{ pF}$		30		30	

† Figure 1 shows the load circuit.

‡ The maximum values for $t_{dis}(CH)$, $t_{dis}(QE)$, and $t_{dis}(SOE)$ define the time at which the output achieves the open circuit condition and are not referenced to V_{OH} or V_{OL} .

5

Dynamic RAM Modules

TM4161EV4
65,536 BY 4-BIT MULTIPOINT VIDEO RAM MODULE

timing requirements over recommended supply voltage range and operating free-air temperature range

	ALT. SYMBOL	TM4161EV4-15		TM4161EV4-20		UNIT
		MIN	MAX	MIN	MAX	
$t_{c(P)}$ Page-mode cycle time	t_{PC}	160		225		ns
$t_{c(rd)}$ Read cycle time [†]	t_{RC}	240		315		ns
$t_{c(W)}$ Write cycle time	t_{WC}	240		315		ns
$t_{c(TW)}$ Transfer write cycle time [‡]		240		315		ns
$t_{c(Trd)}$ Transfer read cycle time		240		315		ns
$t_{c(SCLK)}$ Serial-clock cycle time	t_{SCC}	45	50,000	50	50,000	ns
$t_w(CH)$ Pulse duration, \overline{CAS} high (precharge time) [§]	t_{CP}	50		80		ns
$t_w(CL)$ Pulse duration, \overline{CAS} low	t_{CAS}	100	10,000	135	10,000	ns
$t_w(RH)$ Pulse duration, \overline{RAS} high (precharge time)	t_{RP}	80		105		ns
$t_w(RL)$ Pulse duration, \overline{RAS} low	t_{RAS}	150	10,000	200	10,000	ns
$t_w(W)$ Write pulse duration	t_{WP}	45		45		ns
$t_w(CKL)$ Pulse duration, SCLK low		10		10		ns
$t_w(CKH)$ Pulse duration, SCLK high		12		12		ns
$t_w(QE)$ $\overline{TR}/\overline{OE}$ pulse duration low time (read cycle)		40		40		ns
t_t Transition times (rise and fall) \overline{RAS} , \overline{CAS} , and SCLK	t_T	3	50	3	50	ns
$t_{su(CA)}$ Column-address setup time	t_{ASC}	0		0		ns
$t_{su(RA)}$ Row-address setup time	t_{ASR}	0		0		ns
$t_{su(RW)}$ \overline{W} setup time before \overline{RAS} low with $\overline{TR}/\overline{OE}$ low		0		0		ns
$t_{su(D)}$ Data setup time	t_{DS}	0		0		ns
$t_{su(rd)}$ Read-command setup time	t_{RCS}	0		0		ns
$t_{su(WCL)}$ Early write-command setup time before \overline{CAS} low	t_{WCS}	-5		-5		ns
$t_{su(WCH)}$ Write-command setup time before \overline{CAS} high	t_{CWL}	40		60		ns
$t_{su(WRH)}$ Write-command setup time before \overline{RAS} high	t_{RWL}	40		60		ns
$t_{su(TR)}$ $\overline{TR}/\overline{OE}$ setup time before \overline{RAS} low		0		0		ns
$t_{su(SI)}$ Serial-data setup time before SCLK high		6		6		ns
$t_h(SI)$ Serial-data-in hold time after SCLK high		3		3		ns
$t_h(CLCA)$ Column-address hold time after \overline{CAS} low	t_{CAH}	45		55		ns
$t_h(RA)$ Row-address hold time	t_{RAH}	20		25		ns
$t_h(RW)$ \overline{W} hold time after \overline{RAS} low with $\overline{TR}/\overline{OE}$ low		20		20		ns
$t_h(RLCA)$ Column-address hold time after \overline{RAS} low	t_{AR}	95		120		ns
$t_h(CLD)$ Data hold time after \overline{CAS} low	t_{DH}	60		80		ns
$t_h(RLD)$ Data hold time after \overline{RAS} low	t_{DHR}	110		145		ns
$t_h(WLD)$ Data hold time after \overline{W} low	t_{DH}	45		55		ns
$t_h(CHrd)$ Read-command hold time after \overline{CAS} high	t_{RCH}	0		0		ns

(Continued next page.)

NOTE 5: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, V_{IL} max and V_{IH} min must be met at the 10% and 90% points.

[†]All cycle times assume $t_t = 5$ ns except $t_{c(SCLK)}$ which assumes $t_t = 3$ ns.

[‡]Multiple transfer write cycles require separation by either a 500 ns \overline{RAS} -precharge interval or any other active \overline{RAS} -cycle.

[§]Page-mode only.

timing requirements over recommended supply voltage range and operating free-air temperature range (concluded)

	ALT. SYMBOL	TM4161EV4-15		TM4161EV4-20		UNIT	
		MIN	MAX	MIN	MAX		
t _h (RHrd)	Read-command hold time after $\overline{\text{RAS}}$ high		5		5	ns	
t _h (CLW)	Write-command hold time after $\overline{\text{CAS}}$ low		60		80	ns	
t _h (RLW)	Write-command hold time after $\overline{\text{RAS}}$ low		110		145	ns	
t _h (RSO)	Serial-data-out hold time after $\overline{\text{RAS}}$ low with $\overline{\text{TR}}/\overline{\text{OE}}$ low		30		30	ns	
t _h (SO)	Serial-data-out hold time after SCLK high		8		8	ns	
t _h (TR)	$\overline{\text{TR}}/\overline{\text{OE}}$ hold time after $\overline{\text{RAS}}$ low (transfer)		20		20	ns	
t _{RLCH}	Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ high		t _{CSH}		200	ns	
t _{CHRL}	Delay time, $\overline{\text{CAS}}$ high to $\overline{\text{RAS}}$ low		t _{CRP}		0	ns	
t _{CLOEH}	Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{OE}}$ high		100		135	ns	
t _{CLRH}	Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{RAS}}$ high		t _{RSH}		135	ns	
t _{CQE}	Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{OE}}$ low (maximum value specified only to guarantee t _a (OE) access time)			60		85	ns
t _{RHSC}	Delay time, $\overline{\text{RAS}}$ high to SCLK high		80	50,000	80	50,000	ns
t _{RLCL}	Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ low (maximum value specified only to guarantee access time)		t _{RCD}		30	65	ns
t _{CKRL}	Delay time, SCLK high before $\overline{\text{RAS}}$ low with $\overline{\text{TR}}/\overline{\text{OE}}$ low [†]		10	50,000	10	50,000	ns
t _{rf} (MA)	Refresh time interval, memory array		t _{REF1}		4	4	ms
t _{rf} (SR)	Refresh time interval, shift register [#]		t _{REF2}		50,000	50,000	ns

NOTE 5: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, V_{IL} max and V_{IH} min must be met at the 10% and 90% points.

[†]SCLK may be high or low during t_w(RL), but there can not be any positive edge transitions on SCLK for a minimum of 10 ns prior to $\overline{\text{RAS}}$ going low with $\overline{\text{TR}}/\overline{\text{OE}}$ low (i.e., before a transfer cycle).

[#]See "refresh" on page 5-31.

5
Dynamic RAM Modules

PARAMETER MEASUREMENT INFORMATION






FIGURE 1. LOAD CIRCUIT

TM4161EV4
65,536 BY 4-BIT MULTIPOINT VIDEO RAM MODULE

read cycle timing




5 Dynamic RAM Modules



NOTES: 6. Timing is for non-multiplexed DQ and Address lines.

7. A write cycle or a read-modify-write cycle can be intermixed with read cycles as long as the write and read-modify-write timing specifications are not violated.


page-mode write cycle timing



- NOTES: 6. Timing is for non-multiplexed DQ and Address lines.
8. A read cycle or a read-modify-write cycle can be intermixed with write cycles as long as the read and read-modify-write timing specifications are not violated.

TM4161EV4
65,536 BY 4-BIT MULTI-PORT VIDEO RAM MODULE


RAS-only refresh timing



5

Dynamic RAM Modules

shift register to memory timing




- NOTES: 9. The shift register to memory cycle is used to transfer data from the shift registers to the memory array. Every one of the 256 locations in each shift register is written into the 256 columns of the selected row. Note that the data that was in the shift registers may have resulted, either from a serial shift in or from a parallel load of the shift registers from one of the memory array rows.
10. \overline{SOE} assumed low.
11. SCLK may be high or low during $t_w(RL)$.

5
Dynamic RAM Modules

TM4161EV4
65,536 BY 4-BIT MULTI-PORT VIDEO RAM MODULE

memory to shift register timing



NOTES: 10. \overline{SOE} assumed low.


11. SCLK may be high or low during $t_w(RL)$.

12. The memory to shift register cycle is used to load the shift registers in parallel from the memory array. Every one of the 256 locations in each shift register is written into from the 256 columns of the selected row. Note that the data that is loaded into the shift registers may be either shifted out or written back into another row.

5


Dynamic RAM Modules

serial data shift timing



- NOTES: 13. When loading data into the shift registers from the serial input in preparation for a shift register to memory transfer operation, the serial clock must be clocked an even number of times.
14. While shifting data through the serial registers, the state of $\overline{\text{TR}}/\overline{\text{QE}}$ is a don't care as long as $\overline{\text{TR}}/\overline{\text{QE}}$ is held high when $\overline{\text{RAS}}$ goes low and $t_{su}(\text{TR})$ and $t_h(\text{TR})$ timings are observed. This requirement avoids the initiation of a register-to-memory or memory-to-register data transfer operation. The serial data transfer cycle is used to shift data in and/or out of the shift registers.

shift register to memory multiple timing




$\overline{\text{CAS}}$ and register address need not be supplied every cycle, only when it is desired to change or select a new register length.

NOTES: 10. $\overline{\text{SOE}}$ assumed low.

15. The shift register to memory multiple cycle is used to write the shift register data to more than one row of the memory array. An application of this could be clearing all memory. To do this, the $\overline{\text{SIN}}$ lines would be held at 0 to fill all locations in the shift registers with 0's. The shift registers would then be written into all 256 rows of the memory array in 256 cycles. The random output port Q will be in a high-impedance state as long as register transfer cycles are selected.

16. SCLK is a don't care except that no positive transitions on SCLK can occur for a period equal to t_{CKRL} prior to $\overline{\text{RAS}}$ falling with $\overline{\text{TR/QE}}$ low.

memory to shift register to memory multiple timing



\bar{t}_{CAS} and register address need not be supplied every cycle, only when it is desired to change from one register address to another.


NOTES: 10. \bar{SOE} assumed low.

16. SCLK is a don't care except that no positive transitions on SCLK can occur for a period equal to t_{CKRL} prior to \bar{RAS} falling with \bar{TR}/\bar{OE} low.

17. The memory to shift register to memory multiple cycle is used to reorder the rows within the memory array itself. First, the data in a row is stored in the shift register and then it is written into other selected rows. The random output port Q will be in a high-impedance state as long as register transfer cycles are selected.

TM4161EV4
65,536 BY 4-BIT MULTIPOINT VIDEO RAM MODULE

TI single-in-line package nomenclature



- 65,536 X 4 Organization
- Single 5-V Supply (10% Tolerance)
- 30-Pin Single-in-Line Package (SIP)
 - Pinned Version for Through-Hole Insertion (TM4161GY4)
 - Leadless Version for Use with Sockets (TM4161GW4)
- Utilizes Four Multiport Video RAMs in Plastic Chip Carriers
- Long Refresh Period . . . 4 ms (256 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Outputs
- Performance of Unmounted RAMs:


	ACCESS TIME ROW ADDRESS (MAX)	ACCESS TIME COLUMN ADDRESS (MAX)	READ OR WRITE CYCLE (MIN)	READ- MODIFY- WRITE CYCLE (MIN)
TMS4161-15	150 ns	100 ns	240 ns	265 ns
TMS4161-20	200 ns	135 ns	315 ns	330 ns

- Separate $\overline{\text{CAS}}$ Control with Common Data-In and Data-Out Lines
- Low Power Dissipation:

	OPERATING (TYP)	STANDBY (TYP)
TM4161G_4-15	1000 mW	256 mW
TM4161G_4-20	1000 mW	256 mW

- Operating Free-Air Temperature . . . 0°C To 70°C

TM4161GW4 . . . W SINGLE-IN-LINE PACKAGE†
TM4161GY4 . . . Y SINGLE-IN-LINE PACKAGE†
(TOP VIEW)



†TM4161GY4 package is shown.

description

The TM4161G_4 series are 256K dual-access dynamic random-access memory modules organized as 65,536 × 4-bits in a 30-pin single-in-line package. This module is comprised of four TMS4161FML, 65,536 × 1-bit Multiport Video RAMs in 22-lead plastic chip carriers mounted on top of a substrate together with four decoupling capacitors. Each TMS4161FML is described in the TMS4161 data sheet and is fully electrically tested and processed according to TI's MIL-STD-883B (as amended for commercial applications) flows prior to assembly. After assembly onto the substrate, a further set of electrical tests is performed. The TM4161G_4 is rated for operation from 0°C to 70°C.

PIN NOMENCLATURE	
A0-A7	Address Inputs
$\overline{\text{CAS}}1$ - $\overline{\text{CAS}}4$	Column-Address Strobes
DQ1-DQ4	Random-Access Data In/Data Out
NC	No Connection
$\overline{\text{RAS}}$	Row-Address Strobe
SCLK	Serial Data Clock
SIO1-SIO4	Serial-Access Data In/Data Out
$\overline{\text{SOE}}$	Serial Output Enable
$\overline{\text{TR/OE}}$	Register Transfer/Q Output Enable
VDD	5-V Supply
VSS	Ground
$\overline{\text{W}}$	Write Enable

TM4161GW4, TM4161GY4 65,536 BY 4-BIT DYNAMIC RAM MODULES

operation

The TM4161G_4 operates as four TMS4161's connected as shown in the functional block diagram. Refer to the TMS4161 data sheet for details of its operation.

specifications

For TMS4161 electrical specifications, refer to the TMS4161 data sheet.

single-in-line package components

PC substrate: TM4164GY4 . . . 0,79 mm (0.031 inch) minimum thickness
TM4161GW4 . . . 1,35 mm (0.053 inch) maximum thickness


Bypass capacitors: Multilayer ceramic

Leads: Tin/lead solder coated over phosphor-bronze

Contact area for socketable devices: Nickel plate and solder plate on top of copper


TM4161GW4, TM4161GY4
65,536 BY 4-BIT DYNAMIC RAM MODULES

functional block diagram



TM4161GW4, TM4161GY4
65,536 BY 4-BIT DYNAMIC RAM MODULES

TI single-in-line package nomenclature



TM4164EC4

65,536 BY 4-BIT DYNAMIC RAM MODULE

NOVEMBER 1983 — REVISED NOVEMBER 1985

- 65,536 X 4 Organization
- Single 5-V Supply (10% Tolerance)
- 22-Pin Single-in-Line Package (SIP)
- Utilizes Four 64K Dynamic RAMs in Plastic Chip Carrier
- Long Refresh Period . . . 4 ms (256 cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Outputs
- Performance Ranges:


	ACCESS TIME	ACCESS TIME	READ OR WRITE CYCLE	READ- MODIFY- WRITE CYCLE
	ROW ADDRESS (MAX)	COLUMN ADDRESS (MAX)	(MIN)	(MIN)
TM4164EC4-12	120 ns	75 ns	230 ns	260 ns
TM4164EC4-15	150 ns	90 ns	260 ns	285 ns
TM4164EC4-20	200 ns	135 ns	326 ns	345 ns

- Common $\overline{\text{CAS}}$ Control with Separate Data-In and Data-Out Lines with an "Early Write" Feature
- Low Power Dissipation:

	OPERATING (TYP)	STANDBY (TYP)
TM4164EC4-12	800 mW	70 mW
TM4164EC4-15	700 mW	70 mW
TM4164EC4-20	540 mW	70 mW

- Operating Free-Air Temperature . . . 0°C to 70°C
- Upward Compatible with 256K X 4 Single-In-Line Package

SINGLE-IN-LINE PACKAGE
(TOP VIEW)



†Reserved for A8 on TM4256EC4

PIN NOMENCLATURE	
A0-A7	Address Inputs
$\overline{\text{CAS}}$	Column-Address Strobe
D1-D4	Data Inputs
NC	No Connection
Q1-Q4	Data Outputs
$\overline{\text{RAS}}$	Row-Address Strobe
VDD	5-V Supply
VSS	Ground
$\overline{\text{W}}$	Write Enable

description

The TM4164EC4 is a 256K, dynamic random-access memory module organized as 65,536 × 4 bits in a 22-pin single-in-line package comprising four TMS4164FPL, 65,536 × 1 bit dynamic RAM's in 18-lead plastic chip carriers mounted on top of a substrate together with four 0.1 μF decoupling capacitors. The onboard capacitors eliminate the need for bypassing on the motherboard and offer superior performance over equivalent leaded capacitors due to reduced lead inductance. Also, with 0.3 inch board spacing the TM4164EC4 has a density of six devices per square inch (approximately 2.4X the density of DIPs). With the elimination of bypass capacitors on the motherboard, reduced PC board size, and fewer plated-through holes, a cost savings can be realized.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address lines and data in are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TM4164EC4 is rated for operation from 0°C to 70°C.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TM4164EC4

65,536 BY 4-BIT DYNAMIC RAM MODULE

upward compatibility

Future 256K × 4 memory modules in single-in-line packages will have identical pin functions and spacing, and will be directly upward compatible. Pin 1 of the TM4256EC4 (256K X 4 SIP) module will be memory address A8.

operation

address (A0 through A7)

Sixteen address bits are required to decode 1 of 65,536 storage cell locations on each of the four chips. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe (RAS). Then the eight column-address bits are set up on Pins A0 through A7 and latched onto the chip by the column-address strobe ($\overline{\text{CAS}}$). All addresses must be stable on or before the falling edges of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$. $\overline{\text{RAS}}$ is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. $\overline{\text{CAS}}$ is used as a chip select activating the column decoder and the input and output buffers.

write enable ($\overline{\text{W}}$)

The read or write mode is selected through the write-enable ($\overline{\text{W}}$) input. A logic high on the $\overline{\text{W}}$ input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data inputs are disabled when the read mode is selected. When $\overline{\text{W}}$ goes low prior to $\overline{\text{CAS}}$, the data-outs will remain in the high-impedance state for the entire cycle permitting common I/O operation.

data in (D1-D4)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of $\overline{\text{CAS}}$ or $\overline{\text{W}}$ strobes data into the on-chip data latch. This latch can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle, $\overline{\text{W}}$ is brought low prior to $\overline{\text{CAS}}$ and the data is strobed in by $\overline{\text{CAS}}$ with setup and hold times referenced to this signal. In a delayed write or read-modify-write cycle, $\overline{\text{CAS}}$ will already be low, thus the data will be strobed in by $\overline{\text{W}}$ with setup and hold times referenced to this signal.

data out (Q1-Q4)

The three-state output buffers provide direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TTL loads for each output. Data out is the same polarity as data in. The outputs are in the high-impedance (floating) state until $\overline{\text{CAS}}$ is brought low. In a read cycle the outputs go active after the access time interval $t_{a(C)}$ that begins with the negative transition of $\overline{\text{CAS}}$ as long as $t_{a(R)}$ is satisfied. The outputs become valid after the access time has elapsed and remains valid while $\overline{\text{CAS}}$ is low; $\overline{\text{CAS}}$ going high returns them to a high-impedance state. In an early write cycle, the outputs are always in the high-impedance state. In a delayed-write or read-modify-write cycle, the outputs will follow the sequence for the read cycle.

refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffers are in the high-impedance state unless $\overline{\text{CAS}}$ is applied, the RAS-only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with $\overline{\text{RAS}}$ causes all bits in each row to be refreshed. $\overline{\text{CAS}}$ can remain high (inactive) for this refresh sequence to conserve power.

page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the module. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. To extend beyond the 256 column locations on a single module, the row address and $\overline{\text{RAS}}$ are applied to multiple modules. $\overline{\text{CAS}}$ is then decoded to select the proper module.

TM4164EC4 65,536 BY 4-BIT DYNAMIC RAM MODULE


power up

After power up, the power supply must remain at its steady-state value for 1 ms. In addition, $\overline{\text{RAS}}$ must remain high for 100 μs immediately prior to initialization. Initialization consists of performing eight $\overline{\text{RAS}}$ cycles before proper device operation is achieved.

single-in-line package and components


- PC substrate: 0,79 mm (0.031 inch) minimum thickness
- Bypass capacitors: Multilayer ceramic
- Leads: Tin/lead solder coated over phosphor-bronze

logic symbol†



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

functional block diagram



TM4164EC4

65,536 BY 4-BIT DYNAMIC RAM MODULE

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Voltage range on any pin except V _{DD} and data out (see Note 1)	-1.5 V to 10 V
Voltage range on V _{DD} supply and data out with respect to V _{SS}	-1 V to 6 V
Short circuit output current for any output	50 mA
Power dissipation	4 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†] Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to V_{SS}.

recommended operating conditions

		MIN	NOM	MAX	UNIT
V _{DD}	Supply voltage	4.5	5	5.5	V
V _{SS}	Supply voltage	0			V
V _{IH}	High-level input voltage	V _{DD} = 4.5 V		4.8	V
		V _{DD} = 5.5 V		6	
V _{IL}	Low-level input voltage (see Notes 2 and 3)	-0.6	0.8		V
T _A	Operating free-air temperature	0		70	°C

NOTES: 2. The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

3. Due to input protection circuitry, the applied voltage may begin to clamp at -0.6 V. Test conditions should comprehend this occurrence. See application report entitled "TMS4164A and TMS4416 Input Protection Diode" on page 9-5.

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TM4164EC4-12			TM4164EC4-15			UNIT	
		MIN	TYP [†]	MAX	MIN	TYP [†]	MAX		
V _{OH}	High-level output voltage	I _{OH} = -5 mA			2.4			V	
V _{OL}	Low-level output voltage	I _{OL} = 4.2 mA			0.4			V	
I _I	Input current (leakage)	V _I = 0 V to 5.8 V, V _{DD} = 5 V, All other pins = 0 V			± 10			µA	
I _O	Output current (leakage)	V _O = 0.4 to 5.5 V, V _{DD} = 5 V, CAS high			± 10			µA	
I _{DD1}	Average operating current during read or write cycle	t _C = minimum cycle, All outputs open			160	192	140	180	mA
I _{DD2}	Standby current	After 1 memory cycle, RAS and CAS high, All outputs open,			14	20	14	20	mA
I _{DD3}	Average refresh current	t _C = minimum cycle, CAS high and RAS cycling, All outputs open			112	160	100	148	mA
I _{DD4}	Average page-mode current	t _{C(P)} = minimum cycle, RAS low and CAS cycling, All outputs open			112	160	100	148	mA

[†]All typical values are at T_A = 25°C and nominal supply voltages.

TM4164EC4
65,536 BY 4-BIT DYNAMIC RAM MODULE

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TM4164EC4-20			UNIT
		MIN	TYP [†]	MAX	
V _{OH}	High-level output voltage	I _{OH} = -5 mA			V
V _{OL}	Low-level output voltage	I _{OL} = 4.2 mA			V
I _I	Input current (leakage)	V _I = 0 V to 5.8 V, V _{DD} = 5 V All other pins = 0 V			μA
I _O	Output current (leakage)	V _O = 0.4 to 5.5 V, V _{DD} = 5 V, CAS high			μA
I _{DD1}	Average operating current during read or write cycle	t _c = minimum cycle, All outputs open			mA
I _{DD2}	Standby current	After 1 memory cycle, RAS and CAS high, All outputs open			mA
I _{DD3}	Average refresh current	t _c = minimum cycle, CAS high and RAS cycling, All outputs open			mA
I _{DD4}	Average page-mode current	t _{c(P)} = minimum cycle, RAS low and CAS cycling, All outputs open			mA

[†] All typical values are at T_A = 25 °C and nominal supply voltages.

capacitance over recommended supply voltage range and operating free-air temperature range, f = 1 MHz

PARAMETER	MAX	UNIT
C _{i(A)} Input capacitance, address inputs	20	pF
C _{i(D)} Input capacitance, data input	5	pF
C _{i(RC)} Input capacitance, strobe inputs	32	pF
C _{i(W)} Input capacitance, write enable input	32	pF
C _o Output capacitance	6	pF

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TM4164EC4-12		TM4164EC4-15		UNIT
			MIN	MAX	MIN	MAX	
t _{a(C)} Access time from $\overline{\text{CAS}}$	C _L = 100 pF, Load = 2 Series 74 TTL gates	t _{CAC}	75		90		ns
t _{a(R)} Access time from $\overline{\text{RAS}}$	t _{RLCL} = MAX, Load = 2 Series 74 TTL gates	t _{RAC}	120		150		ns
t _{dis(CH)} Output disable time after CAS high	C _L = 100 pF, Load = 2 Series 74 TTL gates	t _{OFF}	0	40	0	40	ns

TM4164EC4
65,536 BY 4-BIT DYNAMIC RAM MODULE

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TM4164EC4-20		UNIT
			MIN	MAX	
$t_{a(C)}$ Access time from \overline{CAS}	$C_L = 100$ pF Load = 2 Series 74 TTL gates	tCAC		135	ns
$t_{a(R)}$ Access time from \overline{RAS}	$t_{RLCL} = MAX.$ Load = 2 Series 74 TTL gates	tRAC		200	ns
$t_{dis(CH)}$ Output disable time after \overline{CAS} high	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	tOFF	0	50	ns

TM4164EC4 65,536 BY 4-BIT DYNAMIC RAM MODULE

timing requirements over recommended supply voltage range and operating free-air temperature range

	ALT. SYMBOL	TM4164EC4-12		TM4164EC4-15		UNIT
		MIN	MAX	MIN	MAX	
$t_c(P)$ Page-mode cycle time	tpc	130		160		ns
$t_c(rd)$ Read cycle time [†]	trc	230		260		ns
$t_c(w)$ Write cycle time	twc	230		260		ns
$t_c(rdW)$ Read-write/read-modify-write cycle time	trwc	260		285		ns
$t_w(CH)$ Pulse duration, \overline{CAS} high (precharge time) [‡]	tcp	50		50		ns
$t_w(CL)$ Pulse duration, \overline{CAS} low [§]	tcas	75	10,000	90	10,000	ns
$t_w(RH)$ Pulse duration, \overline{RAS} high (precharge time)	trp	80		100		ns
$t_w(RL)$ Pulse duration, \overline{RAS} low [¶]	tras	120	10,000	150	10,000	ns
$t_w(W)$ Write pulse duration	twp	40		45		ns
t_t Transition times (rise and fall) for \overline{RAS} and \overline{CAS}	tt	5	50	5	50	ns
$t_{su}(CA)$ Column-address setup time	tasc	0		0		ns
$t_{su}(RA)$ Row-address setup time	tras	0		0		ns
$t_{su}(D)$ Data setup time	t ds	0		0		ns
$t_{su}(rd)$ Read-command setup time	trcs	0		0		ns
$t_{su}(WCH)$ Write-command setup time before \overline{CAS} high	tcwl	50		50		ns
$t_{su}(WRH)$ Write-command setup time before \overline{RAS} high	trwl	50		50		ns
$t_h(CLCA)$ Column-address hold time after \overline{CAS} low	tcah	40		45		ns
$t_h(RA)$ Row-address hold time	trah	20		25		ns
$t_h(RLCA)$ Column-address hold time after \overline{RAS} low	tar	85		105		ns
$t_h(RLD)$ Data hold time after \overline{CAS} low	t dhc	45		50		ns
$t_h(RLD)$ Data hold time after \overline{RAS} low	t dhr	90		100		ns
$t_h(WLD)$ Data hold time after \overline{W} low	t dhw	45		50		ns
$t_h(CHrd)$ Read-command hold time after \overline{CAS} high	trch	0		0		ns
$t_h(RHrd)$ Read-command hold time after \overline{RAS} high	trrh	5		5		ns
$t_h(CLW)$ Write-command hold time after \overline{CAS} low	twch	45		50		ns
$t_h(RLW)$ Write-command hold time after \overline{RAS} low	twcr	90		100		ns
t_{RLCH} Delay time, \overline{RAS} low to \overline{CAS} high	t csh	120		150		ns
t_{CLRH} Delay time, \overline{CAS} high to \overline{RAS} low	t crp	0		0		ns
t_{CLRH} Delay time, \overline{CAS} low to \overline{RAS} high	t rsh	60		100		ns
t_{CLWL} Delay time, \overline{CAS} low to \overline{W} low (read-modify-write cycle only)	tcwd	50		60		ns
t_{RLCL} Delay time, \overline{RAS} low to \overline{CAS} low (maximum value specified only to guarantee access time)	trcd	25	45	30	60	ns
t_{RLWL} Delay time, \overline{RAS} low to \overline{W} low (read-modify-write cycle only)	trwd	110		120		ns
t_{WLCL} Delay time, \overline{W} low to \overline{CAS} low (early write cycle)	twcs	0		0		ns
t_{rf} Refresh time interval	t ref		4		4	ms

NOTE 4: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, V_{IL} max and V_{IH} min must be met at the 10% and 90% points.

[†]All cycle times assume $t_t = 5$ ns.

[‡]Page mode only.

[§]In a read-modify-write cycle, t_{CLWL} and $t_{su}(WCH)$ must be observed. Depending on the user's transition times, this may require additional \overline{CAS} low time ($t_w(CL)$). This applies to page mode read-modify-write also.

[¶]In a read-modify-write cycle, t_{RLWL} and $t_{su}(WRH)$ must be observed. Depending on the user's transition times, this may require additional \overline{RAS} low time ($t_w(RL)$).

5
Dynamic RAM Modules

TM4164EC4
65,536 BY 4-BIT DYNAMIC RAM MODULE

timing requirements over recommended supply voltage range and operating free-air temperature range

	ALT. SYMBOL	TM4164EC4-20		UNIT
		MIN	MAX	
t _{c(P)} Page-mode cycle time	t _{PC}	206		ns
t _{c(rd)} Read cycle time [†]	t _{RC}	326		ns
t _{c(W)} Write cycle time	t _{WC}	326		ns
t _{c(rdW)} Read-write/read-modify-write cycle time	t _{RWC}	345		ns
t _{w(CH)} Pulse duration, $\overline{\text{CAS}}$ high (precharge time) [‡]	t _{CP}	80		ns
t _{w(CL)} Pulse duration, $\overline{\text{CAS}}$ low [§]	t _{CAS}	135	10,000	ns
t _{w(RH)} Pulse duration, $\overline{\text{RAS}}$ high (precharge time)	t _{RP}	120		ns
t _{w(RL)} Pulse duration, $\overline{\text{RAS}}$ low [¶]	t _{RAS}	200	10,000	ns
t _{w(W)} Write pulse duration	t _{WP}	55		ns
t _t Transition times (rise and fall) for $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$	t _T	3	50	ns
t _{su(CA)} Column-address setup time	t _{ASC}	0		ns
t _{su(RA)} Row-address setup time	t _{ASR}	0		ns
t _{su(D)} Data setup time	t _{DS}	0		ns
t _{su(rd)} Read-command setup time	t _{RCS}	0		ns
t _{su(WCH)} Write-command setup time before $\overline{\text{CAS}}$ high	t _{CWL}	60		ns
t _{su(WRH)} Write-command setup time before $\overline{\text{RAS}}$ high	t _{RWL}	60		ns
t _{h(CLCA)} Column-address hold time after $\overline{\text{CAS}}$ low	t _{CAH}	55		ns
t _{h(RA)} Row-address hold time	t _{RAH}	30		ns
t _{h(RLCA)} Column-address hold time after $\overline{\text{RAS}}$ low	t _{AR}	120		ns
t _{h(CLD)} Data hold time after $\overline{\text{CAS}}$ low	t _{DHC}	60		ns
t _{h(RLD)} Data hold time after $\overline{\text{RAS}}$ low	t _{DHR}	125		ns
t _{h(WLD)} Data hold time after $\overline{\text{W}}$ low	t _{DHW}	60		ns
t _{h(CHrd)} Read-command hold time after $\overline{\text{CAS}}$ high	t _{RCH}	0		ns
t _{h(RHrd)} Read-command hold time after $\overline{\text{RAS}}$ high	t _{RRH}	5		ns
t _{h(CLW)} Write-command hold time after $\overline{\text{CAS}}$ low	t _{WCH}	60		ns
t _{h(RLW)} Write-command hold time after $\overline{\text{RAS}}$ low	t _{WCR}	145		ns
t _{RLCH} Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ high	t _{CSH}	200		ns
t _{CHRL} Delay time, $\overline{\text{CAS}}$ high to $\overline{\text{RAS}}$ low	t _{CRP}	0		ns
t _{CLRH} Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{RAS}}$ high	t _{RSH}	135		ns
t _{CLWL} Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{W}}$ low (read-modify-write cycle only)	t _{CWD}	65		ns
t _{RLCL} Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ low (maximum value specified only to guarantee access time)	t _{RCD}	35	65	ns
t _{RLWL} Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{W}}$ low (read-modify-write cycle only)	t _{RWD}	130		ns
t _{WLCL} Delay time, $\overline{\text{W}}$ low to $\overline{\text{CAS}}$ low (early write cycle)	t _{WCS}	0		ns
t _{rf} Refresh time interval	t _{REF}		4	ms

NOTE 4: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, V_{IL} max and V_{IH} min must be met at the 10% and 90% points.

[†]All cycles times assume t_t = 5 ns.

[‡]Page mode only.

[§]In a read-modify-write cycle, t_{CLWL} and t_{su(WCH)} must be observed. Depending on the user's transition times, this may require additional $\overline{\text{CAS}}$ low time (t_{w(CL)}). This applies to page mode read-modify-write also.

[¶]In a read-modify-write cycle, t_{RLWL} and t_{su(WRH)} must be observed. Depending on the user's transition times, this may require additional $\overline{\text{RAS}}$ low time (t_{w(RL)}).

PARAMETER MEASUREMENT INFORMATION






FIGURE 1. LOAD CIRCUIT

read cycle timing



TM4164EC4
65,536 BY 4-BIT DYNAMIC RAM MODULE


early write cycle timing



5

Dynamic RAM Modules


write cycle timing



[†] The enable time (t_{en}) for a write cycle is equal in duration to the access time from CAS ($t_{a(C)}$) in a read cycle; but the active levels at the output are invalid.


TM4164EC4
65,536 BY 4-BIT DYNAMIC RAM MODULE

read-write/read-modify-write cycle timing




5


Dynamic RAM Modules



NOTE 5: A write cycle or a read-modify-write cycle can be intermixed with read cycles as long as the write and ready-modify-write timing specifications are not violated.




NOTE 6: A read cycle or a read-modify-write cycle can be intermixed with write cycles as long as read and read-modify-write timing specifications are not violated.



NOTE 7: A read or a write cycle can be intermixed with read-modify-write cycles as long as the read and write timing specifications are not violated.

**TM4164EC4
65,536 BY 4-BIT DYNAMIC RAM MODULE**


RAS-only refresh timing



5

Dynamic RAM Modules

TI single-in-line package nomenclature



TM4164EL9, TM4164FM9 65,536 BY 9-BIT DYNAMIC RAM MODULES

NOVEMBER 1983 — REVISED NOVEMBER 1985

- 65,536 X 9 Organization
- Single 5-V Supply (10% Tolerance)
- 30-Pin Single-in-Line Package (SIP)
- Utilizes Nine 64K Dynamic RAMs in Plastic Chip Carrier
- Long Refresh Period . . . 4 ms (256 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Outputs
- Performance Ranges:


	ACCESS TIME ROW ADDRESS (MAX)	ACCESS TIME COLUMN ADDRESS (MAX)	READ OR WRITE CYCLE (MIN)
TM4164__9-12	120 ns	75 ns	230 ns
TM4164__9-15	150 ns	90 ns	260 ns
TM4164__9-20	200 ns	135 ns	326 ns

- Common $\overline{\text{CAS}}$ Control for Eight Common Data-In and Data-Out Lines
- Separate $\overline{\text{CAS}}$ Control for One Separate Pair of Data-In and Data-Out Lines
- Low Power Dissipation:

	OPERATING (TYP)	STANDBY (TYP)
TM4164__9-12	1800 mW	157.5 mW
TM4164__9-15	1575 mW	157.5 mW
TM4164__9-20	1215 mW	157.5 mW

- Operating Free-Air Temperature . . . 0°C to 70°C

TM4164EL9 . . . L SINGLE-IN-LINE PACKAGE†
TM4164FM9 . . . M SINGLE-IN-LINE PACKAGE
(TOP VIEW)



†TM4164EL9 package is shown.
‡Pin 17 of the 256K × 9 SIP will be memory address A8.

description

The TM4164__9 series are 576K, dynamic random-access memory modules organized as 65,536 × 9 bits [bit nine (D9, Q9) is generally used for parity and is controlled by $\overline{\text{CAS}}$ 9] in a 30-pin single-in-line package comprising nine TMS4164FPL, 65,536 × 1 bit dynamic RAM's in 18-lead plastic chip carriers mounted on top of a substrate together with nine 0.1 μF decoupling capacitors mounted beneath the chip carriers. The onboard capacitors eliminate the need for bypassing on the motherboard and offer superior performance over equivalent leaded capacitors due to reduced lead inductance. Also, with 0.3 inch board spacing the TM4164__9 has a density of ten devices per square inch (approximately 4X the density of DIPs). With the elimination of bypass capacitors on the motherboard, reduced PC board size, and fewer plated-through holes, a cost savings can be realized.

PIN NOMENCLATURE	
A0-A7	Address Inputs
$\overline{\text{CAS}}$, $\overline{\text{CAS}}$ 9	Column-Address Strobes
DQ1-DQ8	Data In/Data Out
D9	Data In
NC	No Connection
Q9	Data Out
$\overline{\text{RAS}}$	Row-Address Strobe
VDD	5-V Supply
VSS	Ground
$\overline{\text{W}}$	Write Enable

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TM4164EL9, TM4164FM9

65,536 BY 9-BIT DYNAMIC RAM MODULES

The TM4164__9 features $\overline{\text{RAS}}$ access times of 120 ns, 150 ns, and 200 ns maximum. Power dissipation as low as 1215 mW typical operating and 157.5 mW typical standby.

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with $\overline{\text{RAS}}$ in order to retain data. $\overline{\text{CAS}}$ can remain high during the refresh sequence to conserve power.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address lines and data in are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TM4164__9 is rated for operation from 0°C to 70°C.

operation

address (A0 through A7)

Sixteen address bits are required to decode 1 of 65,536 storage cell locations on each of the nine chips. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe ($\overline{\text{RAS}}$). Then the eight column-address bits are set up on pins A0 through A7 and latched onto the chip by the column-address strobes ($\overline{\text{CAS}}$ for M1 thru M8 and $\overline{\text{CAS9}}$ for M9). All addresses must be stable on or before the falling edges of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$. $\overline{\text{RAS}}$ is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. $\overline{\text{CAS}}$ is used as a chip select activating the column decoder and the input and output buffers for M1-M8. $\overline{\text{CAS9}}$ is used similarly for M9.

write enable ($\overline{\text{W}}$)

The read or write mode is selected through the write-enable ($\overline{\text{W}}$) input. A logic high on the $\overline{\text{W}}$ input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data inputs are disabled when the read mode is selected. The common I/O feature of the TM4164__9 dictates the use of early write cycles to prevent contention on D and Q. When $\overline{\text{W}}$ goes low prior to $\overline{\text{CAS}}$, the data outs will remain in the high-impedance state for the entire cycle permitting common I/O operation.

data in (DQ1-DQ8, D9)

Data is written during a write cycle. The falling edge of $\overline{\text{CAS}}$ or $\overline{\text{W}}$ strobes data into the on-chip data latches. These latches can be driven from standard TTL circuits without a pull-up resistor. In the early write cycle, $\overline{\text{W}}$ is brought low prior to $\overline{\text{CAS}}$ and the data is strobed in by $\overline{\text{CAS}}$ with setup and hold times referenced to this signal.

data out (DQ1-DQ8, Q9)

The three-state output buffers provide direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TTL loads for each output. Data out is the same polarity as data in. The outputs are in the high-impedance (floating) state until $\overline{\text{CAS}}$ is brought low. In a read cycle the outputs go active after the access time interval $t_{a(C)}$ that begins with the negative transition of $\overline{\text{CAS}}$ as long as $t_{a(R)}$ is satisfied. The outputs become valid after the access time has elapsed and remains valid while $\overline{\text{CAS}}$ is low; $\overline{\text{CAS}}$ going high returns it to a high-impedance state. In the early write cycle, the outputs are always in the high-impedance state, a necessity due to the common I/O feature of the TM4164__9.

refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffers are in the high-impedance state unless $\overline{\text{CAS}}$ is applied, the $\overline{\text{RAS}}$ -only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with $\overline{\text{RAS}}$ causes all bits in each row to be refreshed. $\overline{\text{CAS}}$ can remain high (inactive) for this refresh sequence to conserve power.

page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the module. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. To extend beyond the 256 column locations on M1-M9, the row address and $\overline{\text{RAS}}$ are applied to multiple modules. $\overline{\text{CAS}}$ is then decoded to select the proper module.

power up

After power up, the power supply must remain at its steady-state value for 1 ms. In addition, $\overline{\text{RAS}}$ must remain high for 100 μs immediately prior to initialization. Initialization consists of performing eight $\overline{\text{RAS}}$ cycles before proper device operation is achieved.

single-in-line package and components

PC substrate: 0,79 mm (0.031 inch) minimum thickness


Bypass capacitors: Multilayer ceramic

Leads: Tin/lead solder coated over phosphor-bronze

Contact area for socketable devices: Nickel plate and solder plate on top of copper

TM4164EL9, TM4164FM9
65,536 BY 9-BIT DYNAMIC RAM MODULES

functional block diagram



TM4164EL9, TM4164FM9 65,536 BY 9-BIT DYNAMIC RAM MODULES

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Voltage range for any pin except V _{DD} and data out (see Note 1)	-1.5 V to 10 V
Voltage range on V _{DD} supply and data out with respect to V _{SS}	-1 V to 6 V
Short circuit output current for any output	50 mA
Power dissipation	9 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†]Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to V_{SS}.

recommended operating conditions

		MIN	NOM	MAX	UNIT
V _{DD}	Supply voltage	4.5	5	5.5	V
V _{SS}	Supply voltage		0		V
V _{IH}	High-level input voltage	V _{DD} = 4.5 V		2.4	4.8
		V _{DD} = 5.5 V		2.4	6
V _{IL}	Low-level input voltage(see Notes 2 and 3)	-0.6		0.8	V
T _A	Operating free-air temperature	0		70	°C

NOTES: 2. The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

3. Due to input protection circuitry, the applied voltage may begin to clamp at -0.6 V. Test conditions should comprehend this occurrence. See application report entitled "TMS4164A and TMS4416 Input Protection Diode" on page 9-5.

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TM4164__9-12		TM4164__9-15		UNIT
		MIN	TYP [†] MAX	MIN	TYP [†] MAX	
V _{OH}	High-level output voltage	I _{OH} = -5 mA		2.4		V
V _{OL}	Low-level output voltage	I _{OL} = 4.2 mA			0.4	V
I _I	Input current (leakage)	V _I = 0 V to 5.8 V, V _{DD} = 5 V, All other pins = 0 V			± 10	μA
I _O	Output current (leakage)	V _O = 0.4 to 5.5 V, V _{DD} = 5 V, $\overline{\text{CAS}}$ high			± 10	μA
I _{DD1} [‡]	Average operating current during read or write cycle	t _c = minimum cycle, All outputs open		360	432	mA
I _{DD2} [‡]	Standby current	After 1 memory cycle, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ high, All outputs open		31.5	45	mA
I _{DD3} [‡]	Average refresh current	t _c = minimum cycle, $\overline{\text{CAS}}$ high and $\overline{\text{RAS}}$ cycling, All outputs open		252	360	mA
I _{DD4} [‡]	Average page-mode current	t _{c(P)} = minimum cycle, $\overline{\text{RAS}}$ low and $\overline{\text{CAS}}$ cycling, All outputs open		252	360	mA

[†]All typical values are at T_A = 25°C and nominal supply voltages.

[‡]I_{DD1}-I_{DD4} are measured with M1-M9 in the same mode (i.e., operating, standby, refresh or page mode).

TM4164EL9, TM4164FM9

65,536 BY 9-BIT DYNAMIC RAM MODULES

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TM4164_9-20			UNIT
		MIN	TYP [†]	MAX	
V _{OH}	High-level output voltage	I _{OH} = -5 mA			V
V _{OL}	Low-level output voltage	I _{OL} = 4.2 mA			V
I _I	Input current (leakage)	V _I = 0 V to 5.8 V, V _{DD} = 5 V All other pins = 0 V			μA
I _O	Output current (leakage)	V _O = 0.4 to 5.5 V, V _{DD} = 5 V, $\overline{\text{CAS}}$ high			μA
I _{DD1} [‡]	Average operating current during read or write cycle	t _c = minimum cycle, All outputs open			mA
I _{DD2} [‡]	Standby current	After 1 memory cycle, R _{AS} and C _{AS} high, All outputs open			mA
I _{DD3} [‡]	Average refresh current	t _c = minimum cycle, $\overline{\text{CAS}}$ high and R _{AS} cycling, All outputs open			mA
I _{DD4} [‡]	Average page-mode current	t _c (P) = minimum cycle, R _{AS} low and $\overline{\text{CAS}}$ cycling, All outputs open			mA

[†]All typical values are at T_A = 25 °C and nominal supply voltages.

[‡]I_{DD1}-I_{DD4} are measured with M1-M9 in the same mode (i.e., operating, standby, refresh or page mode).

capacitance over recommended supply voltage range and operating free-air temperature range,
f = 1 MHz

PARAMETER		MAX	UNIT
C _i (A)	Input capacitance, address inputs	45	pF
C _i (DQ)	Input capacitance, data inputs	11	pF
C _i (RAS)	Input capacitance, R _{AS} input	72	pF
C _i (W)	Input capacitance, $\overline{\text{W}}$ input	72	pF
C _i (CAS9)	Input capacitance, $\overline{\text{CAS}}$ 9 input	8	pF
C _i (CAS)	Input capacitance, C _{AS} input	72	pF
C _i (D9)	Input capacitance, D9 input	5	pF
C _o (Q9)	Output capacitance, Q9 output	6	pF

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TM4164_9-12		TM4164_9-15		UNIT
			MIN	MAX	MIN	MAX	
t _a (C)	Access time from $\overline{\text{CAS}}$	C _L = 100 pF, Load = 2 Series 74 TTL gates	75		90		ns
t _a (R)	Access time from R _{AS}	t _{RLCL} = MAX, Load = 2 Series 74 TTL gates	120		150		ns
t _{dis} (CH)	Output disable time after $\overline{\text{CAS}}$ high	C _L = 100 pF, Load = 2 Series 74 TTL gates	0	40	0	40	ns

TM4164EL9, TM4164FM9
65,536 BY 9-BIT DYNAMIC RAM MODULES

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TM4164__9-20		UNIT
			MIN	MAX	
$t_{a(C)}$ Access time from \overline{CAS}	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{CAC}	135		ns
$t_{a(R)}$ Access time from \overline{RAS}	$t_{RLCL} = \text{MAX}$, Load = 2 Series 74 TTL gates	t_{RAC}	200		ns
$t_{dis(CH)}$ Output disable time after \overline{CAS} high	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{OFF}	0	50	ns

TM4164EL9, TM4164FM9

65,536 BY 9-BIT DYNAMIC RAM MODULES

timing requirements over recommended supply voltage range and operating free-air temperature range

	ALT. SYMBOL	TM4164__9-12		TM4164__9-15		UNIT
		MIN	MAX	MIN	MAX	
t _{c(P)} Page-mode cycle time	t _{PC}	130		160		ns
t _{c(rd)} Read cycle time [†]	t _{RC}	230		260		ns
t _{c(W)} Write cycle time	t _{WC}	230		260		ns
t _{w(CH)} Pulse duration, $\overline{\text{CAS}}$ high (precharge time) [‡]	t _{CP}	50		50		ns
t _{w(CL)} Pulse duration, $\overline{\text{CAS}}$ low	t _{CAS}	75	10,000	90	10,000	ns
t _{w(RH)} Pulse duration, $\overline{\text{RAS}}$ high (precharge time)	t _{RP}	80		100		ns
t _{w(RL)} Pulse duration, $\overline{\text{RAS}}$ low	t _{RAS}	120	10,000	150	10,000	ns
t _{w(W)} Write pulse duration	t _{WP}	40		45		ns
t _t Transition times (rise and fall) for $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$	t _T	10	50	10	50	ns
t _{su(CA)} Column-address setup time	t _{ASC}	0		0		ns
t _{su(RA)} Row-address setup time	t _{ASR}	0		0		ns
t _{su(D)} Data setup time	t _{DS}	0		0		ns
t _{su(rd)} Read-command setup time	t _{RCS}	0		0		ns
t _{su(WCH)} Write-command setup time before $\overline{\text{CAS}}$ high	t _{CWL}	50		50		ns
t _{su(WRH)} Write-command setup time before $\overline{\text{RAS}}$ high	t _{RWL}	50		50		ns
t _{h(CLCA)} Column-address hold time after $\overline{\text{CAS}}$ low	t _{CAH}	40		45		ns
t _{h(RA)} Row-address hold time	t _{RAH}	20		25		ns
t _{h(RLCA)} Column-address hold time after $\overline{\text{RAS}}$ low	t _{AR}	90		100		ns
t _{h(CLD)} Data hold time after $\overline{\text{CAS}}$ low	t _{DHC}	45		50		ns
t _{h(RLD)} Data hold time after $\overline{\text{RAS}}$ low	t _{DHR}	90		100		ns
t _{h(CHrd)} Read-command hold time after $\overline{\text{CAS}}$ high	t _{RCH}	0		0		ns
t _{h(RHrd)} Read-command hold time after $\overline{\text{RAS}}$ high	t _{RRH}	5		5		ns
t _{h(CLW)} Write-command hold time after $\overline{\text{CAS}}$ low	t _{WCH}	45		50		ns
t _{h(RLW)} Write-command hold time after $\overline{\text{RAS}}$ low	t _{WCR}	90		100		ns
t _{RLCH} Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ high	t _{CSH}	120		150		ns
t _{CHRL} Delay time, $\overline{\text{CAS}}$ high to $\overline{\text{RAS}}$ low	t _{CRP}	0		0		ns
t _{CLRH} Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{RAS}}$ high	t _{RSH}	60		100		ns
t _{RLCL} Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ low (maximum value specified only) to guarantee access time)	t _{RCD}	25	45	30	60	ns
t _{WLCL} Delay time $\overline{\text{W}}$ low to $\overline{\text{CAS}}$ low (early write cycle)	t _{WCS}	0		0		ns
t _{rf} Refresh time interval	t _{REF}		4		4	ms

NOTE 4: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, V_{IL} max and V_{IH} min must be met at the 10% and 90% points.

[†]All cycle times assume t_t = 5 ns. The specified t_t is due to testing limitations. Transition times may be as little as 3 ns in system use.

[‡]Page mode only.

TM4164EL9, TM4164FM9
65,536 BY 9-BIT DYNAMIC RAM MODULES

timing requirements over recommended supply voltage range and operating free-air temperature range

	ALT. SYMBOL	TM4164_9-20		UNIT
		MIN	MAX	
$t_{c(P)}$ Page-mode cycle time	t_{PC}	206		ns
$t_{c(rd)}$ Read cycle time [†]	t_{RC}	236		ns
$t_{c(W)}$ Write cycle time	t_{WC}	326		ns
$t_w(CH)$ Pulse duration, \overline{CAS} high (precharge time) [‡]	t_{CP}	80		ns
$t_w(CL)$ Pulse duration, \overline{CAS} low	t_{CAS}	135	10,000	ns
$t_w(RH)$ Pulse duration, \overline{RAS} high (precharge time)	t_{RP}	120		ns
$t_w(RL)$ Pulse duration, \overline{RAS} low	t_{RAS}	200	10,000	ns
$t_w(W)$ Write pulse duration	t_{WP}	55		ns
t_t Transition times (rise and fall) for \overline{RAS} and \overline{CAS}	t_T	10	50	ns
$t_{su(CA)}$ Column-address setup time	t_{ASC}	0		ns
$t_{su(RA)}$ Row-address setup time	t_{ASR}	0		ns
$t_{su(D)}$ Data setup time	t_{DS}	0		ns
$t_{su(rd)}$ Read-command setup time	t_{RCS}	0		ns
$t_{su(WCH)}$ Write-command setup time before \overline{CAS} high	t_{CWL}	60		ns
$t_{su(WRH)}$ Write-command setup time before \overline{RAS} high	t_{RWL}	60		ns
$t_h(CLCA)$ Column-address hold time after \overline{CAS} low	t_{CAH}	55		ns
$t_h(RA)$ Row-address hold time	t_{RAH}	30		ns
$t_h(RLCA)$ Column-address hold time after \overline{RAS} low	t_{AR}	125		ns
$t_h(CLD)$ Data hold time after \overline{CAS} low	t_{DHC}	60		ns
$t_h(RLD)$ Data hold time after \overline{RAS} low	t_{DHR}	145		ns
$t_h(CHrd)$ Read-command hold time after \overline{CAS} high	t_{RCH}	0		ns
$t_h(RHrd)$ Read-command hold time after \overline{RAS} high	t_{RRH}	5		ns
$t_h(CLW)$ Write-command hold time after \overline{CAS} low	t_{WCH}	60		ns
$t_h(RLW)$ Write-command hold time after \overline{RAS} low	t_{WCR}	145		ns
t_{RLCH} Delay time, \overline{RAS} low to \overline{CAS} high	t_{CSH}	200		ns
t_{CHRL} Delay time, \overline{CAS} high to \overline{RAS} low	t_{CRP}	0		ns
t_{CLRH} Delay time, \overline{CAS} low to \overline{RAS} high	t_{RSH}	135		ns
t_{RLCL} Delay time, \overline{RAS} low to \overline{CAS} low (maximum value specified only to guarantee access time)	t_{RCD}	35	65	ns
t_{WLCL} Delay time, \overline{W} low to \overline{CAS} low (early write cycle)	t_{WCS}	0		ns
t_{rf} Refresh time interval	t_{REF}		4	ms

NOTE 4: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, V_{IL} max and V_{IH} min must be met at the 10% and 90% points.

[†]All cycle times assume $t_t = 5$ ns. The specified t_t is due to testing limitations. Transition times may be as little as 3 ns in system use.

[‡]Page mode only.

5

Dynamic RAM Modules

PARAMETER MEASUREMENT INFORMATION





FIGURE 1. LOAD CIRCUIT


read cycle timing


5

Dynamic RAM Modules



early-write cycle timing






NOTE: 5. A write cycle or a read-modify-write cycle can be intermixed with read cycles as long as the write and read-modify-write timing specifications are not violated.

TM4164EL9, TM4164FM9 65,536 BY 9-BIT DYNAMIC RAM MODULES


RAS-only refresh timing



5

Dynamic RAM Modules

TI single-in-line package nomenclature



L Package
(76,2 x 16,5 mm)
(3.0 x 0.65 inches)

M Package
(88,9 x 15,24 mm)
(3.5 x 0.6 inches)

Max Access
- 12 120 ns
- 15 150 ns
- 20 200 ns

L 0°C to 70°C

[†]The E pinout configuration designator is used when specifying the L package; the F pinout configuration version designator is used when specifying the M package.

SEPTEMBER 1985 — REVISED NOVEMBER 1985

- 65,536 X 5 Organization
- Single 5-V Supply (10% Tolerance)
- 24-Pin Single-in-Line Package (SIP)
- Utilizes Five 64K Dynamic RAMs in Plastic Chip Carrier
- Long Refresh Period . . . 4 ms (256 cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Outputs
- Performance Ranges:

	ACCESS TIME ROW ADDRESS (MAX)	ACCESS TIME COLUMN ADDRESS (MAX)	READ OR WRITE CYCLE (MIN)	READ- MODIFY- WRITE CYCLE (MIN)
TM4164EQ5-12	120 ns	75 ns	230 ns	260 ns
TM4164EQ5-15	150 ns	90 ns	260 ns	285 ns
TM4164EQ5-20	200 ns	135 ns	330 ns	345 ns

- Common $\overline{\text{CAS}}$ Control with Separate Data-In and Data-Out Lines with an "Early Write" Feature
- Low Power Dissipation:

	OPERATING (TYP)	STANDBY (TYP)
TM4161EQ5-12	1000 mW	88 mW
TM4164EQ5-15	875 mW	88 mW
TM4164EQ5-20	675 mW	88 mW

- Operating Free-Air Temperature . . . 0°C to 70°C
- Upward Compatible with 256K X 5 Single-in-Line Package


description

The TM4164EQ5 is a 320K, dynamic random-access memory module organized as 65,536 × 5 bits in a 24-pin single-in-line package comprising five TMS4164FPL, 65,536 × 1 bit dynamic RAM's in 18-lead plastic chip carriers mounted on top of a substrate together with five 0.1 μF decoupling capacitors. The onboard capacitors eliminate the need for bypassing on the motherboard and offer superior performance over equivalent capacitors due to reduced lead inductance. Also, with 0.3 inch board spacing the TM4164EQ5 has a density of six devices per square inch (approximately 2.4X the density of DIPs). With the elimination of bypass capacitors on the motherboard, reduced PC board size, and fewer plated-through holes, a cost savings can be realized.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address lines and data in are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TM4164EQ5 is rated for operation from 0°C to 70°C.

**Q SINGLE-IN-LINE PACKAGE
(TOP VIEW)**



PIN NOMENCLATURE	
A0-A7	Address Inputs
$\overline{\text{CAS}}$	Column-Address Strobe
D1-D5	Data Inputs
NC	No Connection
Q1-Q5	Data Outputs
$\overline{\text{RAS}}$	Row-Address Strobe
VDD	5-V Supply
VSS	Ground
W	Write Enable

TM4164EQ5 65,536 BY 5-BIT DYNAMIC RAM MODULE

upward compatibility

Future 256K × 5 memory modules in single-in-line packages will have identical pin functions and spacing, and will be directly upward compatible. Pin 1 of the TM4256EQ5 (256K × 5 SIP) module will be memory address A8.

operation

address (A0 through A7)

Sixteen address bits are required to decode 1 of 65,536 storage cell locations on each of the five chips. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe ($\overline{\text{RAS}}$). Then the eight column-address bits are set up on pins A0 through A7 and latched onto the chip by the column-address strobe ($\overline{\text{CAS}}$). All addresses must be stable on or before the falling edges of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$. $\overline{\text{RAS}}$ is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. $\overline{\text{CAS}}$ is used as a chip select activating the column decoder and the input and output buffers.

write enable ($\overline{\text{W}}$)

The read or write mode is selected through the write-enable ($\overline{\text{W}}$) input. A logic high on the $\overline{\text{W}}$ input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data inputs are disabled when the read mode is selected. When $\overline{\text{W}}$ goes low prior to $\overline{\text{CAS}}$, the data-outs will remain in the high-impedance state for the entire cycle permitting common I/O operation.

data in (D1-D5)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of $\overline{\text{CAS}}$ or $\overline{\text{W}}$ strobes data into the on-chip data latch. This latch can be driven from standard TTL circuits without a pull-up resistor. In an early-write cycle, $\overline{\text{W}}$ is brought low prior to $\overline{\text{CAS}}$ and the data is strobed in by $\overline{\text{CAS}}$ with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle, $\overline{\text{CAS}}$ will already be low, thus the data will be strobed in by $\overline{\text{W}}$ with setup and hold times referenced to this signal.

data out (Q1-Q5)

The three-state output buffers provide direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TTL loads for each output. Data out is the same polarity as data in. The outputs are in the high-impedance (floating) state until $\overline{\text{CAS}}$ is brought low. In a read cycle the outputs go active after the access time interval $t_{a(C)}$ that begins with the negative transition of $\overline{\text{CAS}}$ as long as $t_{a(R)}$ is satisfied. The outputs become valid after the access time has elapsed and remains valid while $\overline{\text{CAS}}$ is low; $\overline{\text{CAS}}$ going high returns them to a high-impedance state. In the early write cycle, the outputs are always in the high-impedance state. In a delayed-write or read-modify-write cycle, the outputs will follow the sequence for the read cycle.

refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffers are in the high-impedance state unless $\overline{\text{CAS}}$ is applied, the $\overline{\text{RAS}}$ -only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with $\overline{\text{RAS}}$ causes all bits in each row to be refreshed. $\overline{\text{CAS}}$ can remain high (inactive) for this refresh sequence to conserve power.

page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the module. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. To extend beyond the 256 column locations on a single module, the row address and $\overline{\text{RAS}}$ are applied to multiple modules. $\overline{\text{CAS}}$ is then decoded to select the proper module.


power up

After power up, the power supply must remain at its steady-state value for 1 ms. In addition, $\overline{\text{RAS}}$ must remain high for 100 μs immediately prior to initialization. Initialization consists of performing eight $\overline{\text{RAS}}$ cycles before proper device operation is achieved.

single-in-line package and components

PC substrate: 0,79 mm (0,031 inch) minimum thickness
 Bypass capacitors: Multilayer ceramic
 Leads: Tin/lead solder coated over phosphor-bronze


logic symbol†



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

TM4164EQ5
65,536 BY 5-BIT DYNAMIC RAM MODULE

functional block diagram



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Voltage range on any pin except V _{DD} and data out (see Note 1)	-1.5 V to 10 V
Voltage range on V _{DD} supply and data out with respect to V _{SS}	-1 V to 6 V
Short circuit output current for any output	50 mA
Power dissipation	4 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to V_{SS}.

recommended operating conditions

		MIN	NOM	MAX	UNIT
V _{DD}	Supply voltage	4.5	5	5.5	V
V _{SS}	Supply voltage	0			V
V _{IH}	High-level input voltage	V _{DD} = 4.5 V		4.8	V
		V _{DD} = 5.5 V		6	
V _{IL}	Low-level input voltage (see Notes 2 and 3)	-0.6		0.8	V
T _A	Operating free-air temperature	0		70	°C

NOTES: 2. The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

3. Due to input protection circuitry, the applied voltage may begin to clamp at -0.6 V. Test conditions should comprehend this occurrence. See application report entitled "TMS4164A and TMS4416 Input Protection Diode" on page 9-5.

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TM4164EQ5-12		TM4164EQ5-15		UNIT		
		MIN	TYP†	MAX	MIN		TYP†	MAX
V _{OH}	High-level output voltage	I _{OH} = -5 mA				V		
V _{OL}	Low-level output voltage	I _{OL} = 4.2 mA		0.4		V		
I _I	Input current (leakage)	V _I = 0 V to 5.8 V, V _{DD} = 5 V, All other pins = 0 V		± 10		µA		
I _O	Output current (leakage)	V _O = 0.4 V to 5.5 V, V _{DD} = 5 V, CAS high		± 10		µA		
I _{DD1}	Average operating current during read or write cycle	t _c = minimum cycle, All outputs open		160	192	140	180	mA
I _{DD2}	Standby current	After 1 memory cycle, RAS and CAS high, All outputs open		14	20	14	20	mA
I _{DD3}	Average refresh current	t _c = minimum cycle, CAS high and RAS cycling, All outputs open		112	160	100	148	mA
I _{DD4}	Average page-mode current	t _{c(P)} = minimum cycle, RAS low and CAS cycling, All outputs open		112	160	100	148	mA

† All typical values are at T_A = 25°C and nominal supply voltages.

5

Dynamic RAM Modules

TM4164EQ5
65,536 BY 5-BIT DYNAMIC RAM MODULE

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TM4164EQ5-20			UNIT
		MIN	TYP†	MAX	
V _{OH} High-level output voltage	I _{OH} = -5 mA	2.4			V
V _{OL} Low-level output voltage	I _{OL} = 4.2 mA				0.4 V
I _I Input current (leakage)	V _I = 0 V to 5.8 V, V _{DD} = 5 V, All other pins = 0 V				± 10 μA
I _O Output current (leakage)	V _O = 0.4 V to 5.5 V, V _{DD} = 5 V, CAS high				± 10 μA
I _{DD1} Average operating current during read or write cycle	t _c = minimum cycle, All outputs open	108	148	mA	
I _{DD2} Standby current	After 1 memory cycle, RAS and CAS high, All outputs open	14	20	mA	
I _{DD3} Average refresh current	t _c = minimum cycle, CAS high and RAS cycling, All outputs open	80	128	mA	
I _{DD4} Average page-mode current	t _{c(P)} = minimum cycle, RAS low and CAS cycling, All outputs open	80	128	mA	

†All typical values are at T_A = 25°C and nominal supply voltages.

capacitance over recommended supply voltage range and operating free-air temperature range, f = 1 MHz

PARAMETER	MAX	UNIT
C _{i(A)} Input capacitance, address inputs	TBD	pF
C _{i(D)} Input capacitance, data input	TBD	pF
C _{i(RC)} Input capacitance strobe inputs	TBD	pF
C _{i(W)} Input capacitance, write enable input	TBD	pF
C _o Output capacitance	TBD	pF

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TM4164EQ5-12		TM4164EQ5-15		UNIT
			MIN	MAX	MIN	MAX	
t _{a(C)} Access time from CAS	C _L = 100 pF, Load = 2 Series 74 TTL gates	t _{CAC}	75		90		ns
t _{a(R)} Access time from RAS	t _{RLCL} = MAX, Load = 2 Series 74 TTL gates	t _{RAC}	120		150		ns
t _{dis(CH)} Output disable time after CAS high	C _L = 100 pF, Load = 2 Series 74 TTL gates	t _{OFF}	0	40	0	40	ns

Additional information on these products can be obtained from the factory as it becomes available.



TM4164EQ5
65,536 BY 5-BIT DYNAMIC RAM MODULE

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TM4164EQ5-20		UNIT
			MIN	MAX	
$t_{a(C)}$ Access time from \overline{CAS}	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{CAC}		135	ns
$t_{a(R)}$ Access time from \overline{RAS}	$t_{RLCL} = MAX$, Load = 2 Series 74 TTL gates	t_{RAC}		200	ns
$t_{dis(CH)}$ Output disable time after \overline{CAS} high	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{OFF}	0	50	ns

TM4164EQ5
65,536 BY 5-BIT DYNAMIC RAM MODULE

timing requirements over recommended supply voltage and operating free-air temperature range

	ALT. SYMBOL	TM4164EQ5-12		TM4164EQ5-15		UNIT
		MIN	MAX	MIN	MAX	
$t_{c(P)}$ Page-mode cycle time	t_{PC}	130		160		ns
$t_{c(Rd)}$ Read cycle time [†]	t_{RC}	230		260		ns
$t_{c(W)}$ Write cycle time	t_{WC}	230		260		ns
$t_{c(rdW)}$ Read-write/read-modify-write cycle time	t_{RWC}	260		285		ns
$t_{w(CH)}$ Pulse duration, \overline{CAS} high (precharge time) [‡]	t_{CP}	50		50		ns
$t_{w(CL)}$ Pulse duration, \overline{CAS} low [§]	t_{CAS}	75	10,000	90	10,000	ns
$t_{w(RH)}$ Pulse duration, \overline{RAS} high (precharge time)	t_{RP}	80		100		ns
$t_{w(RL)}$ Pulse duration, \overline{RAS} low [¶]	t_{RAS}	120	10,000	150	10,000	ns
$t_{w(W)}$ Write pulse duration	t_{WP}	40		45		ns
t_t Transition times (rise and fall) for \overline{RAS} and \overline{CAS}	t_T	5	50	5	50	ns
$t_{su(CA)}$ Column-address setup time	t_{ASC}	0		0		ns
$t_{su(RA)}$ Row-address setup time	t_{ASR}	0		0		ns
$t_{su(D)}$ Data setup time	t_{DS}	0		0		ns
$t_{su(rd)}$ Read-command setup time	t_{RCS}	0		0		ns
$t_{su(WCH)}$ Write-command setup time before \overline{CAS} high	t_{CWL}	50		50		ns
$t_{su(WRH)}$ Write-command setup time before \overline{RAS} high	t_{RWL}	50		50		ns
$t_h(CLCA)$ Column-address hold time after \overline{CAS} low	t_{CAH}	40		45		ns
$t_h(RA)$ Row-address hold time	t_{RAH}	20		25		ns
$t_h(RLCA)$ Column-address hold time after \overline{RAS} low	t_{AR}	90		100		ns
$t_h(CLd)$ Data hold time after \overline{CAS} low	t_{DHC}	45		50		ns
$t_h(RLd)$ Data hold time after \overline{RAS} low	t_{DHR}	90		100		ns
$t_h(WLd)$ Data hold time after \overline{W} low	t_{DHW}	40		45		ns
$t_h(CHrd)$ Read-command hold time after \overline{CAS} high	t_{RCH}	0		0		ns
$t_h(RHrd)$ Read-command hold time after \overline{RAS} high	t_{RRH}	5		5		ns
$t_h(CLW)$ Write-command hold time after \overline{CAS} low	t_{WCH}	45		50		ns
$t_h(RLW)$ Write-command hold time after \overline{RAS} low	t_{WCR}	90		100		ns
t_{RLCH} Delay time, \overline{RAS} low to \overline{CAS} high	t_{CSH}	120		150		ns
t_{CHRL} Delay time, \overline{CAS} high to \overline{RAS} low	t_{CRP}	0		0		ns
t_{CLRH} Delay time, \overline{CAS} low to \overline{RAS} high	t_{RSH}	60		100		ns
t_{CLWL} Delay time, \overline{CAS} low to \overline{W} low (read-modify-write cycle only)	t_{CWD}	50		60		ns
t_{RLCL} Delay time, \overline{RAS} low to \overline{CAS} low (maximum value specified only to guarantee access time)	t_{RCD}	20	45	25	60	ns
t_{RLWL} Delay time, \overline{RAS} low to \overline{W} low (read-modify-write cycle only)	t_{RWD}	110		120		ns
t_{WLCL} Delay time, \overline{W} low to \overline{CAS} low (early write cycle)	t_{WCS}	0		0		ns
t_{rf} Refresh time interval	t_{REF}		4		4	ms

NOTE 4: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, V_{IL} max and V_{IH} min must be met at the 10% and 90% points.

[†]All cycles times assume $t_t = 5$ ns.

[‡]Page mode only.

[§]In a read-modify-write cycle, t_{CLWL} and $t_{su(WCH)}$ must be observed. Depending on the user's transition times, this may require additional \overline{CAS} low time ($t_{w(CL)}$). This applies to page mode read-modify-write also.

[¶]In a read-modify-write cycle, t_{RLWL} and $t_{su(WRH)}$ must be observed. Depending on the user's transition times, this may require additional \overline{RAS} low time ($t_{w(RL)}$).

TM4164EQ5
65,536 BY 5-BIT DYNAMIC RAM MODULE

timing requirements over recommended supply voltage range and operating free-air temperature range

	ALT. SYMBOL	TM4164EQ5-20		UNIT
		MIN	MAX	
$t_{c(P)}$ Page-mode cycle time	t_{PC}	206		ns
$t_{c(rd)}$ Read cycle time [†]	t_{RC}	326		ns
$t_{c(W)}$ Write cycle time	t_{WC}	326		ns
$t_{c(rdW)}$ Read-write/read-modify-write cycle time	t_{RWC}	345		ns
$t_w(CH)$ Pulse duration, \overline{CAS} high (precharge time) [‡]	t_{CP}	80		ns
$t_w(CL)$ Pulse duration, \overline{CAS} low [§]	t_{CAS}	135	10,000	ns
$t_w(RH)$ Pulse duration, \overline{RAS} high (precharge time)	t_{RP}	120		ns
$t_w(RL)$ Pulse duration, \overline{RAS} low [¶]	t_{RAS}	200	10,000	ns
$t_w(W)$ Write pulse duration	t_{WP}	55		ns
t_t Transition times (rise and fall) for \overline{RAS} and \overline{CAS}	t_T	3	50	ns
$t_{su(CA)}$ Column-address setup time	t_{ASC}	0		ns
$t_{su(RA)}$ Row-address setup time	t_{ASR}	0		ns
$t_{su(D)}$ Data setup time	t_{DS}	0		ns
$t_{su(rd)}$ Read-command setup time	t_{RCS}	0		ns
$t_{su(WCH)}$ Write-command setup time before \overline{CAS} high.	t_{CWL}	60		ns
$t_{su(WRH)}$ Write-command setup time before \overline{RAS} high	t_{RWL}	60		ns
$t_h(CLCA)$ Column-address hold time after \overline{CAS} low	t_{CAH}	55		ns
$t_h(RA)$ Row-address hold time	t_{RAH}	30		ns
$t_h(RLCA)$ Column-address hold time after \overline{RAS} low	t_{AR}	125		ns
$t_h(CLD)$ Data hold time after \overline{CAS} low	t_{DHC}	60		ns
$t_h(RLD)$ Data hold time after \overline{RAS} low	t_{DHR}	145		ns
$t_h(WLD)$ Data hold time after \overline{W} low	t_{DHW}	55		ns
$t_h(CHrd)$ Read-command hold time after \overline{CAS} high	t_{RCH}	0		ns
$t_h(RHrd)$ Read-command hold time after \overline{RAS} high	t_{RRH}	5		ns
$t_h(CLW)$ Write-command hold time after \overline{CAS} low	t_{WCH}	60		ns
$t_h(RLW)$ Write-command hold time after \overline{RAS} low	t_{WCR}	145		ns
t_{RLCH} Delay time, \overline{RAS} low to \overline{CAS} high	t_{CSH}	200		ns
t_{CHRL} Delay time, \overline{CAS} high to \overline{RAS} low	t_{CRP}	0		ns
$t_{CLR H}$ Delay time, \overline{CAS} low to \overline{RAS} high	t_{RSH}	135		ns
t_{CLWL} Delay time, \overline{CAS} low to \overline{W} low (read-modify-write cycle only)	t_{CWD}	65		ns
t_{RLCL} Delay time, \overline{RAS} low to \overline{CAS} low (maximum value specified only to guarantee access time)	t_{RCD}	30	65	ns
t_{RLWL} Delay time, \overline{RAS} low to \overline{W} low (read-modify-write cycle only)	t_{RWD}	130		ns
t_{WLCL} Delay time, \overline{W} low to \overline{CAS} low (early write cycle)	t_{WCS}	0		ns
t_{rf} Refresh time interval	t_{REF}		4	ms

NOTE 4: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, V_{IL} max and V_{IH} min must be met at the 10% and 90% points.

[†]All cycles times assume $t_t = 5$ ns.

[‡]Page mode only.

[§]In a read-modify-write cycle, t_{CLWL} and $t_{su(WCH)}$ must be observed. Depending on the user's transition times, this may require additional \overline{CAS} low time ($t_w(CL)$). This applies to page mode read-modify-write also.

[¶]In a read-modify-write cycle, t_{RLWL} and $t_{su(WRH)}$ must be observed. Depending on the user's transition times, this may require additional \overline{RAS} low time ($t_w(RL)$).

5
Dynamic RAM Modules

PARAMETER MEASUREMENT INFORMATION






FIGURE 1. LOAD CIRCUIT

read cycle timing




early write cycle timing



5
Dynamic RAM Module


TM4164EQ5
65,536 BY 5-BIT DYNAMIC RAM MODULE

write cycle timing




† The enable time (t_{en}) for a write cycle is equal in duration to the access time from \overline{CAS} ($t_{a(C)}$) in a read cycle; but the active levels at the output are invalid.


read-write/read-modify-write cycle timing




page-mode read cycle timing



NOTE 5: A write cycle or a read-modify-write cycle can be intermixed with read cycles as long as the write and read-modify-write timing specifications are not violated.




NOTE 6: A read cycle or a read-modify-write cycle can be intermixed with write cycles as long as read and read-modify-write timing specifications are not violated.



NOTE 7: A read or a write cycle can be intermixed with read-modify-write cycles as long as the read and write timing specifications are not violated.


TM4164EQ5
65,536 BY 5-BIT DYNAMIC RAM MODULE

RAS-only refresh timing



5
Dynamic RAM Modules

TI single-in-line package nomenclature



TM4164FL8, TM4164FM8 65,536 BY 8-BIT DYNAMIC RAM MODULES

NOVEMBER 1983 — REVISED NOVEMBER 1985

- 65,536 X 8 Organization
- Single 5-V Supply (10% Tolerance)
- 30-Pin Single-in-Line Package (SIP)
- Utilizes Eight 64K Dynamic RAMs in Plastic Chip Carrier
- Long Refresh Period . . . 4 ms (256 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Outputs
- Performance Ranges:

	ACCESS TIME ROW ADDRESS (MAX)	ACCESS TIME COLUMN ADDRESS (MAX)	READ OR WRITE CYCLE (MIN)
TM4164__8-12	120 ns	75 ns	230 ns
TM4164__8-15	150 ns	90 ns	260 ns
TM4164__8-20	200 ns	135 ns	326 ns


- Common $\overline{\text{CAS}}$ Control for Eight Common Data-In and Data-Out Lines

- Low Power Dissipation:

	OPERATING (TYP)	STANDBY (TYP)
TM4164__8-12	1600 mW	140 mW
TM4164__8-15	1400 mW	140 mW
TM4164__8-20	1080 mW	140 mW

- Operating Free-Air Temperature . . . 0°C to 70°C

TM4164FL8 . . . L SINGLE-IN-LINE PACKAGE†
TM4164FM8 . . . M SINGLE-IN-LINE PACKAGE
(TOP VIEW)



†TM4164FL8 package is shown.

‡Pin 17 of the 256K x 8 SIP is memory address A8.

description

The TM4164__8 series are 512K, dynamic random-access memory modules organized as 65,536 × 8-bits in a 30-pin single-in-line package comprising eight TMS4164FPL, 65,536 × 1-bit dynamic RAM's in 18-lead plastic chip carriers mounted on top of a substrate together with eight 0.1 μF decoupling capacitors mounted beneath the chip carriers. The onboard capacitors eliminate the need for bypassing on the motherboard and offer superior performance over equivalent leaded capacitors due to reduced lead inductance. Also, with 0.3 inch board spacing the TM4164__8 has a density of 8.5 devices per square inch (approximately 3.5X the density of DIPs). With the elimination of bypass capacitors on the motherboard, reduced PC board size, and fewer plated-through holes, a cost savings can be realized.

PIN NOMENCLATURE	
A0-A7	Address Inputs
$\overline{\text{CAS}}$	Column-Address Strobe
DQ1-DQ8	Data In/Data Out
NC	No Connection
$\overline{\text{RAS}}$	Row-Address Strobe
VDD	5-V Supply
VSS	Ground
W	Write Enable

Copyright © 1985, Texas Instruments Incorporated

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

TM4164FL8, TM4164FM8

65,536 BY 8-BIT DYNAMIC RAM MODULES

The TM4164__8 features $\overline{\text{RAS}}$ access times of 120 ns, 150 ns, and 200 ns maximum. Power dissipation as low as 1080 mW typical operating and 140 mW typical standby.

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with $\overline{\text{RAS}}$ in order to retain data. $\overline{\text{CAS}}$ can remain high during the refresh sequence to conserve power.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address lines and data in are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TM4164__8 is rated for operation from 0°C to 70°C.

operation

address (A0 through A7)

Sixteen address bits are required to decode 1 of 65,536 storage cell locations on each of the eight chips. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe ($\overline{\text{RAS}}$). Then the eight column-address bits are set up on pins A0 through A7 and latched onto the chip by the column-address strobes. All addresses must be stable on or before the falling edges of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$. $\overline{\text{RAS}}$ is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. $\overline{\text{CAS}}$ is used as a chip select activating the column decoder and the input and output buffers for M1-M8.

write enable ($\overline{\text{W}}$)

The read or write mode is selected through the write-enable ($\overline{\text{W}}$) input. A logic high on the $\overline{\text{W}}$ input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data inputs are disabled when the read mode is selected. The common I/O feature of the TM4164__8 dictates the use of early write cycles to prevent contention on D and Q. When $\overline{\text{W}}$ goes low prior to $\overline{\text{CAS}}$, the data outs will remain in the high-impedance state for the entire cycle permitting common I/O operation.

data in (DQ1-DQ8)

Data is written during a write cycle. The falling edge of $\overline{\text{CAS}}$ or $\overline{\text{W}}$ strobes data into the on-chip data latches. These latches can be driven from standard TTL circuits without a pull-up resistor. In the early write cycle, $\overline{\text{W}}$ is brought low prior to $\overline{\text{CAS}}$ and the data is strobed in by $\overline{\text{CAS}}$ with setup and hold times referenced to this signal.

data out (DQ1-DQ8)

The three-state output buffers provide direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TTL loads for each output. Data out is the same polarity as data in. In a read cycle the outputs go active after the access time interval $t_a(\text{C})$ that begins with the negative transition of $\overline{\text{CAS}}$ as long as $t_a(\text{R})$ is satisfied. The outputs become valid after the access time has elapsed and remains valid while $\overline{\text{CAS}}$ is low; $\overline{\text{CAS}}$ going high returns it to a high-impedance state. In the early write cycle, the outputs are always in the high-impedance state, a necessity due to the common I/O feature of the TM4164__8.

refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffers are in the high-impedance state unless $\overline{\text{CAS}}$ is applied, the $\overline{\text{RAS}}$ -only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with $\overline{\text{RAS}}$ causes all bits in each row to be refreshed. $\overline{\text{CAS}}$ can remain high (inactive) for this refresh sequence to conserve power.

page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the module. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. To extend beyond the 256 column locations on M1-M8, the row address and $\overline{\text{RAS}}$ are applied to multiple modules. $\overline{\text{CAS}}$ is then decoded to select the proper module.

power up

After power up, the power supply must remain at its steady-state value for 1 ms. In addition, $\overline{\text{RAS}}$ must remain high for 100 μs immediately prior to initialization. Initialization consists of performing eight $\overline{\text{RAS}}$ cycles before proper device operation is achieved.

single-in-line package and components


PC substrate: 0,79 mm (0.031 inch) minimum thickness

Bypass capacitors: Multilayer ceramic

Leads: Tin/lead solder coated over phosphor-bronze

Contact area for socketable devices: Nickel plate and solder plate on top of copper


logic symbol†



† This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

TM4164FL8, TM4164FM8
65,536 BY 8-BIT DYNAMIC RAM MODULES

functional block diagram



5

Dynamic RAM Modules

TM4164FL8, TM4164FM8 65,536 BY 8-BIT DYNAMIC RAM MODULES

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Voltage range on any pin except V _{DD} and data out (see Note 1)	-1.5 V to 10 V
Voltage range on V _{DD} supply and data out with respect to V _{SS}	-1 V to 6 V
Short circuit output current for any output	50 mA
Power dissipation	8 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†]Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to V_{SS}.

recommended operating conditions

		MIN	NOM	MAX	UNIT
V _{DD}	Supply voltage	4.5	5	5.5	V
V _{SS}	Supply voltage	0			V
V _{IH}	High-level input voltage	V _{DD} = 4.5 V		4.8	V
		V _{DD} = 5.5 V		6	
V _{IL}	Low-level input voltage (see Notes 2 and 3)	-0.6	0.8		V
T _A	Operating free-air temperature	0		70	°C

NOTES: 2. The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

3. Due to input protection circuitry, the applied voltage may begin to clamp at -0.6 V. Test conditions should comprehend this occurrence. See application report entitled "TMS4164A and TMS4416 Input Protection Diode" on page 9-5.

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TM4164__8-12		TM4164__8-15		UNIT		
		MIN	TYP [†]	MAX	MIN		TYP [†]	MAX
V _{OH}	High-level output voltage	I _{OH} = -5 mA		2.4	2.4		V	
V _{OL}	Low-level output voltage	I _{OL} = 4.2 mA		0.4		0.4	V	
I _I	Input current (leakage)	V _I = 0 V to 5.8 V, V _{DD} = 5 V, All other pins = 0 V		±10		±10	μA	
I _O	Output current (leakage)	V _O = 0.4 V to 5.5 V, V _{DD} = 5 V, CAS high		±10		±10	μA	
I _{DD1} [‡]	Average operating current during read or write cycle	t _C = minimum cycle, All outputs open		320	384	280	360	mA
I _{DD2} [‡]	Standby current	After 1 memory cycle, RAS and CAS high, All outputs open		28	40	28	40	mA
I _{DD3} [‡]	Average refresh current	t _C = minimum cycle, CAS high and RAS cycling, All outputs open		224	320	200	296	mA
I _{DD4} [‡]	Average page-mode current	t _{C(P)} = minimum cycle, RAS low and CAS cycling, All outputs open		224	320	200	296	mA

[†] All typical values are at T_A = 25°C and nominal supply voltages.

[‡] I_{DD1}-I_{DD4} are measured with M1-M8 in the same mode (i.e., operating, standby, refresh or page mode).

TM4164FL8, TM4164FM8
65,536 BY 8-BIT DYNAMIC RAM MODULES

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TM4164__8-20			UNIT
		MIN	TYP [†]	MAX	
V _{OH}	High-level output voltage	I _{OH} = -5 mA			V
V _{OL}	Low-level output voltage	I _{OL} = 4.2 mA			V
I _I	Input current (leakage)	V _I = 0 V to 5.8 V, V _{DD} = 5 V, All other pins = 0 V			± 10 μA
I _O	Output current (leakage)	V _O = 0.4 V to 5.5 V, V _{DD} = 5 V, CAS high			± 10 μA
I _{DD1} [‡]	Average operating current during read or write cycle	t _c = minimum cycle, All outputs open			216 296 mA
I _{DD2} [‡]	Standby current	After 1 memory cycle, RAS and CAS high, All outputs open			28 40 mA
I _{DD3} [‡]	Average refresh current	t _c = minimum cycle, CAS high and RAS cycling, All outputs open			160 256 mA
I _{DD4} [‡]	Average page-mode current	t _{c(P)} = minimum cycle, RAS low and CAS cycling, All outputs open			160 256 mA

[†] All typical values are at T_A = 25°C and nominal supply voltages.

[‡] I_{DD1}-I_{DD4} are measured with M1-M8 in the same mode (i.e., operating, standby, refresh or page mode).

capacitance over recommended supply voltage range and operating free-air temperature range, f = 1 MHz

PARAMETER		MAX	UNIT
C _{i(A)}	Input capacitance, address inputs	40	pF
C _{i(DQ)}	Input capacitance, data inputs	11	pF
C _{i(RAS)}	Input capacitance, RAS input	64	pF
C _{i(W)}	Input capacitance, W input	64	pF
C _{i(CAS)}	Input capacitance, CAS input	64	pF

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TM4164__8-12		TM4164__8-15		UNIT
			MIN	MAX	MIN	MAX	
t _{a(C)}	Access time from CAS	C _L = 100 pF, Load = 2 Series 74 TTL gates	t _{CAC}	75	90	ns	
t _{a(R)}	Access time from RAS	t _{RLCL} = MAX, Load = 2 Series 74 TTL gates	t _{RAC}	120	150	ns	
t _{dis(CH)}	Output disable time after CAS high	C _L = 100 pF, Load = 2 Series 74 TTL gates	t _{OFF}	0 40	0 40	ns	

TM4164FL8, TM4164FM8
65,536 BY 8-BIT DYNAMIC RAM MODULES

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TM4164__8-20		UNIT
			MIN	MAX	
$t_{a(C)}$ Access time from \overline{CAS}	$C_L = 100 \text{ pF}$, Load = 2 Series 74 TTL gates	t_{CAC}		135	ns
$t_{a(R)}$ Access time from \overline{RAS}	$t_{RLCL} = \text{MAX}$, Load = 2 Series 74 TTL gates	t_{RAC}		200	ns
$t_{dis(CH)}$ Output disable time after \overline{CAS} high	$C_L = 100 \text{ pF}$, Load = 2 Series 74 TTL gates	t_{OFF}	0	50	ns

TM4164FL8, TM4164FM8
65,536 BY 8-BIT DYNAMIC RAM MODULES

timing requirements over recommended supply voltage range and operating free-air temperature range

	ALT. SYMBOL	TM4164__8-12		TM4164__8-15		UNIT
		MIN	MAX	MIN	MAX	
t _{c(P)} Page-mode cycle time	t _{PC}	130		160		ns
t _{c(rd)} Read cycle time [†]	t _{RC}	230		260		ns
t _{c(W)} Write cycle time	t _{WC}	230		260		ns
t _{w(CH)} Pulse duration, \overline{CAS} high (precharge time) [‡]	t _{CP}	50		50		ns
t _{w(CL)} Pulse duration, \overline{CAS} low	t _{CAS}	75	10,000	90	10,000	ns
t _{w(RH)} Pulse duration, \overline{RAS} high (precharge time)	t _{RP}	80		100		ns
t _{w(RL)} Pulse duration, \overline{RAS} low	t _{RAS}	120	10,000	150	10,000	ns
t _{w(W)} Write pulse duration	t _{WP}	40		45		ns
t _t Transition times (rise and fall) for \overline{RAS} and \overline{CAS} [†]	t _T	10	50	10	50	ns
t _{su(CA)} Column-address setup time	t _{ASC}	0		0		ns
t _{su(RA)} Row-address setup time	t _{ASR}	0		0		ns
t _{su(D)} Data setup time	t _{DS}	0		0		ns
t _{su(rd)} Read-command setup time	t _{RCS}	0		0		ns
t _{su(WCH)} Write-command setup time before \overline{CAS} high	t _{CWL}	50		50		ns
t _{su(WRH)} Write-command setup time before \overline{RAS} high	t _{RWL}	50		50		ns
t _{h(CLCA)} Column-address hold time after \overline{CAS} low	t _{CAH}	40		45		ns
t _{h(RA)} Row-address hold time	t _{RAH}	20		25		ns
t _{h(RLCA)} Column-address hold time after \overline{RAS} low	t _{AR}	85		100		ns
t _{h(CLD)} Data hold time after \overline{CAS} low	t _{DHC}	45		50		ns
t _{h(RLD)} Data hold time after \overline{RAS} low	t _{DHR}	90		100		ns
t _{h(CHrd)} Read-command hold time after \overline{CAS} high	t _{RCH}	0		0		ns
t _{h(RHrd)} Read-command hold time after \overline{RAS} high	t _{RRH}	5		5		ns
t _{h(CLW)} Write-command hold time after \overline{CAS} low	t _{WCH}	45		50		ns
t _{h(RLW)} Write-command hold time after \overline{RAS} low	t _{WCR}	90		100		ns
t _{RLCH} Delay time, \overline{RAS} low to \overline{CAS} high	t _{CSH}	120		150		ns
t _{CHRL} Delay time, \overline{CAS} high to \overline{RAS} low	t _{CRP}	0		0		ns
t _{CLRW} Delay time, \overline{CAS} low to \overline{RAS} high	t _{RSH}	60		100		ns
t _{RLCL} Delay, time, \overline{RAS} low to \overline{CAS} low (maximum value specified only to guarantee access time)	t _{RCD}	25	45	30	60	ns
t _{WLCL} Delay time, \overline{W} low to \overline{CAS} low (early write cycle)	t _{WCS}	0		0		ns
t _{rf} Refresh time interval	t _{REF}		4		4	ms

NOTE 4: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, V_{IL} max and V_{IH} min must be met at the 10% and 90% points.

[†]All cycle times assume t_t = 5 ns. The specified t_t = is due to testing limitations. Transition times may be as little as 3 ns in system use.

[‡]Page mode only.

15

Dynamic RAM Modules

TM4164FL8, TM4164FM8
65,536 BY 8-BIT DYNAMIC RAM MODULES

timing requirements over recommended supply voltage range and operating free-air temperature range

	ALT. SYMBOL	TM4164__8-20		UNIT
		MIN	MAX	
$t_{c(P)}$ Page-mode cycle time	t_{PC}	206		ns
$t_{c(rd)}$ Read cycle time [†]	t_{RC}	326		ns
$t_{c(W)}$ Write cycle time	t_{WC}	326		ns
$t_{w(CH)}$ Pulse duration, \overline{CAS} high (precharge time) [‡]	t_{CP}	80		ns
$t_{w(CL)}$ Pulse duration, \overline{CAS} low	t_{CAS}	135	10,000	ns
$t_{w(RH)}$ Pulse duration, \overline{RAS} high (precharge time)	t_{RP}	120		ns
$t_{w(RL)}$ Pulse duration, \overline{RAS} low	t_{RAS}	200	10,000	ns
$t_{w(W)}$ Write pulse duration	t_{WP}	55		ns
t_t Transition times (rise and fall) for \overline{RAS} and \overline{CAS} [†]	t_T	10	50	ns
$t_{su(CA)}$ Column-address setup time	t_{ASC}	0		ns
$t_{su(RA)}$ Row-address setup time	t_{ASR}	0		ns
$t_{su(D)}$ Data setup time	t_{DS}	0		ns
$t_{su(rd)}$ Read-command setup time	t_{RCS}	0		ns
$t_{su(WCH)}$ Write-command setup time before \overline{CAS} high	t_{CWL}	60		ns
$t_{su(WRH)}$ Write-command setup time before \overline{RAS} high	t_{RWL}	60		ns
$t_h(CLCA)$ Column-address hold time after \overline{CAS} low	t_{CAH}	55		ns
$t_h(RA)$ Row-address hold time	t_{RAH}	30		ns
$t_h(RLCA)$ Column-address hold time after \overline{RAS} low	t_{AR}	125		ns
$t_h(CLD)$ Data hold time after \overline{CAS} low	t_{DHC}	60		ns
$t_h(RLD)$ Data hold time after \overline{RAS} low	t_{DHR}	145		ns
$t_h(CHrd)$ Read-command hold time after \overline{CAS} high	t_{RCH}	0		ns
$t_h(RHrd)$ Read-command hold time after \overline{RAS} high	t_{RRH}	5		ns
$t_h(CLW)$ Write-command hold time after \overline{CAS} low	t_{WCH}	60		ns
$t_h(RLW)$ Write-command hold time after \overline{RAS} low	t_{WCR}	145		ns
t_{RLCH} Delay time, \overline{RAS} low to \overline{CAS} high	t_{CSH}	200		ns
t_{CHRL} Delay time, \overline{CAS} high to \overline{RAS} low	t_{CRP}	0		ns
t_{CLRH} Delay time, \overline{CAS} low to \overline{RAS} high	t_{RSH}	135		ns
t_{RLCL} Delay, time, \overline{RAS} low to \overline{CAS} low (maximum value specified only to guarantee access time)	t_{RCD}	35	65	ns
t_{WLCL} Delay time, \overline{W} low to \overline{CAS} low (early write cycle)	t_{WCS}	0		ns
t_{rf} Refresh time interval	t_{REF}		4	ms

NOTE 4: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, V_{IL} max and V_{IH} min must be met at the 10% and 90% points.

[†]All cycle times assume $t_t = 5$ ns. The specified t_t is due to testing limitations. Transition times may be as little as 3 ns in system use.

[‡]Page mode only.

PARAMETER MEASUREMENT INFORMATION





FIGURE 1. LOAD CIRCUIT


read cycle timing

5

Dynamic RAM Modules




early write cycle timing




TM4164FL8, TM4164FM8
65,536 BY 8-BIT DYNAMIC RAM MODULES

page-mode read cycle timing



NOTE 5: A write cycle or a read-modify-write cycle can be intermixed with read cycles as long as the write and read-modify-write timing specifications are not violated.




NOTE 6: A read cycle or a read-modify-write can be intermixed with write cycles as long as the read and read-modify-write timing specifications are not violated.




TM4164FL8, TM4164FM8
65,536 BY 8-BIT DYNAMIC RAM MODULES

RAS-only refresh timing



5 Dynamic RAM Modules

TI single-in-line package nomenclature



L Package
 (76,2 x 16,5 mm)
 (3.1 x 0.65 inches)
 M Package
 (88,9 x 15,24 mm)
 (3.5 x 0.60 inches)

Max Access
 - 12 120 ns
 - 15 150 ns
 - 20 200 ns

L 0°C to 70°C

TM4256EC4, TM4257EC4 262,144 BY 4-BIT DYNAMIC RAM MODULES

SEPTEMBER 9185 — REVISED NOVEMBER 1985

- 262,144 X 4 Organization
- Single 5-V Supply (10% Tolerance)
- 22-Pin Single-in-Line Package (SIP)
- Utilizes Four 256K Dynamic RAMs in Plastic Chip Carrier
- Long Refresh Period . . . 4 ms (256 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Outputs
- Performance Ranges:

	ACCESS TIME	ACCESS TIME	READ OR WRITE CYCLE	READ- MODIFY- WRITE CYCLE
ROW ADDRESS (MAX)	COLUMN ADDRESS (MAX)	WRITE CYCLE (MIN)	WRITE CYCLE (MIN)	
TM425_EC4-12	120 ns	60 ns	230 ns	275 ns
TM425_EC4-15	150 ns	75 ns	260 ns	305 ns
TM425_EC4-20	200 ns	100 ns	330 ns	370 ns

- Common $\overline{\text{CAS}}$ Control with Separate Data Input and Output Lines
- Operating Free-Air Temperature . . . 0°C to 70°C
- Downward Compatible with 64K X 4 Single-in-Line Package (TM4164EC4)

description

The TM425_EC4 is a 1024K, dynamic random-access memory module organized as 262,144 × 4 bits in a 22-pin single-in-line package comprising four TMS425_FML, 262,144 × 1 bit dynamic RAM's in 18-lead plastic chip carriers mounted on top of a substrate together with decoupling capacitors mounted beneath the chip carriers. The onboard capacitors eliminate the need for bypassing on the motherboard and offer superior performance over equivalent leaded capacitors due to reduced lead inductance. Also, with 0.3 inch board spacing the TM425_EC4 has a density of ten devices per square inch (approximately 4X the density of DIPs). With the elimination of bypass capacitors on the motherboard, reduced PC board size, and fewer plated-through holes, a cost savings can be realized.


The TM425_EC4 features $\overline{\text{RAS}}$ access times of 120 ns, 150 ns, and 200 ns maximum. Power dissipation as low as 900 mW typical operating and 50 mW typical standby.

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with $\overline{\text{RAS}}$ in order to retain data. $\overline{\text{CAS}}$ can remain high during the refresh sequence to conserve power.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address lines and data in are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TM425_EC4 is rated for operation from 0°C to 70°C.

C SINGLE-IN-LINE PACKAGE (TOP VIEW)



PIN NOMENCLATURE

A0-A8	Address Inputs
$\overline{\text{CAS}}$	Column-Address Strobe
D1-D4	Data Inputs
NC	No Connection
Q1-Q4	Data Outputs
$\overline{\text{RAS}}$	Row-Address Strobe
V _{DD}	5-V Supply
V _{SS}	Ground
$\overline{\text{W}}$	Write Enable

5

Dynamic RAM Modules

TM4256EC4, TM4257EC4

262,144 BY 4-BIT DYNAMIC RAM MODULES

operation

address (A0 through A8)

Eighteen address bits are required to decode 1 of 262,144 storage cell locations on each of the four chips. Nine row-address bits are set up on pins A0 through A8 and latched onto the chip by the row-address strobe ($\overline{\text{RAS}}$). Then the nine column-address bits are set up on pins A0 through A8 and latched onto the chip by the column-address strobe. All addresses must be stable on or before the falling edges of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$. $\overline{\text{RAS}}$ is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. $\overline{\text{CAS}}$ is used as a chip select activating the column decoder and the input and output buffers.

write enable ($\overline{\text{W}}$)

The read or write mode is selected through the write-enable ($\overline{\text{W}}$) input. A logic high on the $\overline{\text{W}}$ input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data inputs are disabled when the read mode is selected. When $\overline{\text{W}}$ goes low prior to $\overline{\text{CAS}}$, the data outs will remain in the high-impedance state for the entire cycle permitting common I/O operation.

data in (D1-D4)

Data is written during a write cycle. The falling edge of $\overline{\text{CAS}}$ or $\overline{\text{W}}$ strobes data into the on-chip data latches. These latches can be driven from standard TTL circuits without a pull-up resistor. In the early write cycle, $\overline{\text{W}}$ is brought low prior to $\overline{\text{CAS}}$ and the data is strobed in by $\overline{\text{CAS}}$ with setup and hold times referenced to this signal.

data out (Q1-Q4)

The three-state output buffers provide direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TTL loads for each output. Data out is the same polarity as data in. The outputs are in the high-impedance (floating) state until $\overline{\text{CAS}}$ is brought low. In a read cycle the outputs go active after the access time interval $t_{a(C)}$ that begins with the negative transition of $\overline{\text{CAS}}$ as long as $t_{a(R)}$ is satisfied. The outputs become valid after the access time has elapsed and remains valid while $\overline{\text{CAS}}$ is low; $\overline{\text{CAS}}$ going high returns it to a high-impedance state. In the early write cycle, the outputs are always in the high-impedance state.

refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffers are in the high-impedance state unless $\overline{\text{CAS}}$ is applied, the $\overline{\text{RAS}}$ -only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with $\overline{\text{RAS}}$ causes all bits in each row to be refreshed. $\overline{\text{CAS}}$ can remain high (inactive) for this refresh sequence to conserve power.

$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh

The $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh is utilized by bringing $\overline{\text{CAS}}$ low earlier than $\overline{\text{RAS}}$ (see parameter t_{CLRL}) and holding it low after $\overline{\text{RAS}}$ falls (see parameter t_{RLCHR}). For successive $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycles, $\overline{\text{CAS}}$ can remain low while cycling $\overline{\text{RAS}}$. The external address is ignored and the refresh address is generated internally.

hidden refresh

Hidden refresh may be performed while maintaining valid data at the output pin. This is accomplished by holding $\overline{\text{CAS}}$ at V_{IL} after a read operation and cycling $\overline{\text{RAS}}$ after a specified precharge period, similar to a "RAS-only" refresh cycle. The external address is also ignored during the hidden refresh cycles.

page mode (TM4256EC4)

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the module. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated.

TM4256EC4, TM4257EC4 262,144 BY 4-BIT DYNAMIC RAM MODULES

nibble mode (TM4257EC4)

Nibble-mode operation allows high-speed serial read, write, or read-modify-write access of 1 to 4 bits of data. The first bit is accessed in the normal manner with read data coming out at $t_{a(C)}$ time. The next sequential nibble bits can be read or written by cycling $\overline{\text{CAS}}$ while $\overline{\text{RAS}}$ remains low. The first bit is determined by the row and column addresses, which need to be supplied only for the first access. Column A8 and row A8 (CA8, RA8) provide the two binary bits for initial selection of the nibble addresses. Thereafter, the falling edge of $\overline{\text{CAS}}$ will access the next bit of the circular 4-bit nibble in the following sequence:



In nibble-mode, all normal memory operations (read, write, or ready-modify-write) may be performed in any desired combination.

power up

To achieve proper device operation, an initial pause of 200 μs is required after power up followed by a minimum of eight initialization cycles.


single-in-line package and components

PC substrate: 0,79 mm (0.031 inch) minimum thickness

Bypass capacitors: Multilayer ceramic

Leads: Tin/lead solder coated over phosphor-bronze


logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

TM4256EC4, TM4257EC4
262,144 BY 4-BIT DYNAMIC RAM MODULES

functional block diagram



TM4256EC4, TM4257EC4

262,144 BY 4-BIT DYNAMIC RAM MODULES

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Voltage range for any pin except V _{DD} and data out (see Note 1)	-1.5 V to 10 V
Voltage range on V _{DD} supply and data out with respect to V _{SS}	-1 V to 7 V
Short circuit output current for any output	50 mA
Power dissipation	4 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

†Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to V_{SS}.

recommended operating conditions

		MIN	NOM	MAX	UNIT
V _{DD}	Supply voltage	4.5	5	5.5	V
V _{SS}	Supply voltage		0		V
V _{IH}	High-level input voltage	2.4		6.5	V
V _{IL}	Low-level input voltage (see Note 2)	-1		0.8	V
T _A	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TM425_EC4-12			TM425_EC4-15			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
V _{OH}	High-level output voltage	I _{OH} = -5 mA		2.4	V _{DD}	2.4	V _{DD}	V
V _{OL}	Low-level output voltage	I _{OL} = 4.2 mA		0	0.4	0	0.4	V
I _I	Input current (leakage)	V _I = 0 V to 6.5 V, V _{DD} = 5 V, All other pins = 0 V			±10		±10	µA
I _O	Output current (leakage)	V _O = 0.4 V to 5.5 V, V _{DD} = 5 V, $\overline{\text{CAS}}$ high			±10		±10	µA
I _{DD1}	Average operating current during read or write cycle	t _c = minimum cycle, All outputs open		260	312	220	272	mA
I _{DD2}	Standby current	After 1 memory cycle, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ high, All outputs open		10	18	10	18	mA
I _{DD3}	Average refresh current	t _c = minimum cycle, $\overline{\text{CAS}}$ high and $\overline{\text{RAS}}$ cycling, All outputs open		180	240	160	212	mA
I _{DD4}	Average page-mode current	t _{c(P)} = minimum cycle, $\overline{\text{RAS}}$ low and $\overline{\text{CAS}}$ cycling, All outputs open		140	192	120	172	mA
I _{DD5}	Average nibble-mode current	t _{c(N)} = minimum cycle, $\overline{\text{RAS}}$ low and $\overline{\text{CAS}}$ cycling, All outputs open		128	176	108	156	mA

†All typical values are at T_A = 25°C and nominal supply voltages.

5

Dynamic RAM Modules

TM4256EC4, TM4257EC4
262,144 BY 4-BIT DYNAMIC RAM MODULES

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TM425_EC4-20			UNIT
		MIN	TYP†	MAX	
V _{OH} High-level output voltage	I _{OH} = -5 mA	2.4	V _{DD}		V
V _{OL} Low-level output voltage	I _{OL} = 4.2 mA	0	0.4		V
I _I Input current (leakage)	V _I = 0 V to 6.5 V, V _{DD} = 5 V, All other pins = 0 V			±10	μA
I _O Output current (leakage)	V _O = 0.4 V to 5.5 V, V _{DD} = 5 V, $\overline{\text{CAS}}$ high			±10	μA
I _{DD1} Average operating current during read or write cycle	t _c = minimum cycle, All outputs open	180	232		mA
I _{DD2} Standby current	After 1 memory cycle, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ high, All outputs open	10	18		mA
I _{DD3} Average refresh current	t _c = minimum cycle, $\overline{\text{CAS}}$ high and $\overline{\text{RAS}}$ cycling, All outputs open	140	192		mA
I _{DD4} Average page-mode current	t _{c(P)} = minimum cycle, $\overline{\text{RAS}}$ low and $\overline{\text{CAS}}$ cycling, All outputs open	100	140		mA
I _{DD5} Average nibble-mode current	t _{c(N)} = minimum cycle, $\overline{\text{RAS}}$ low and $\overline{\text{CAS}}$ cycling, All outputs open	88	128		mA

†All typical values are at T_A = 25°C and nominal supply voltages.

capacitance over recommended supply voltage range and operating free-air temperature range,
f = 1 MHz

PARAMETER	MIN	MAX	UNIT
C _{i(A)} Input capacitance, address inputs		28	pF
C _{i(D)} Input capacitance, data inputs		28	pF
C _{i(RAS)} Input capacitance, $\overline{\text{RAS}}$ input		32	pF
C _{i(W)} Input capacitance, $\overline{\text{W}}$ input		32	pF
C _{i(CAS)} Input capacitance, $\overline{\text{CAS}}$ input		32	pF
C _{o(Q)} Output capacitance, data outputs		40	pF
C _{o(VDD)} Decoupling capacitance	0.4		μF

TM4256EC4, TM4257EC4
262,144 BY 4-BIT DYNAMIC RAM MODULES

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TM425_EC4-12		TM425_EC4-15		UNIT
			MIN	MAX	MIN	MAX	
$t_a(C)$ Access time from \overline{CAS}	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{CAC}	60		75		ns
$t_a(R)$ Access time from \overline{RAS}	$t_{RLCL} = MAX$, Load = 2 Series 74 TTL gates	t_{RAC}	120		150		ns
$t_{dis(CH)}$ Output disable time after \overline{CAS} high	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{OFF}	0	35	0	35	ns

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TM425_EC4-20		UNIT
			MIN	MAX	
$t_a(C)$ Access time from \overline{CAS}	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{CAC}	100		ns
$t_a(R)$ Access time from \overline{RAS}	$t_{RLCL} = MAX$, Load = 2 Series 74 TTL gates	t_{RAC}	200		ns
$t_{dis(CH)}$ Output disable time after \overline{CAS} high	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{OFF}	0	35	ns

TM4256EC4, TM4257EC4
262,144 BY 4-BIT DYNAMIC RAM MODULES

timing requirements over recommended supply voltage range and operating free-air temperature range

	ALT. SYMBOL	TM425_EC4-12		UNIT
		MIN	MAX	
$t_{c(P)}$ Page-mode cycle time (read or write cycle)	tPC	120		ns
$t_{c(PM)}$ Page-mode cycle time (read-modify-write cycle)	tPCM	165		ns
$t_{c(rd)}$ Read cycle time [†]	tRC	230		ns
$t_{c(W)}$ Write cycle time	tWC	230		ns
$t_{c(rdW)}$ Read-write/read-modify-write cycle time	tRWC	275		ns
$t_w(CH)P$ Pulse duration, \overline{CAS} high (page mode)	tCP	50		ns
$t_w(CH)$ Pulse duration, \overline{CAS} high (non-page mode)	tCPN	25		ns
$t_w(CL)$ Pulse duration, \overline{CAS} low [‡]	tCAS	60	10,000	ns
$t_w(RH)$ Pulse duration, \overline{RAS} high	tRP	100		ns
$t_w(RL)$ Pulse duration, \overline{RAS} low [§]	tRAS	120	10,000	ns
$t_w(W)$ Write pulse duration	tWP	40		ns
t_t Transition times (rise and fall) for \overline{RAS} and \overline{CAS}	tT	3	50	ns
$t_{su(CA)}$ Column-address setup time	tASC	0		ns
$t_{su(RA)}$ Row-address setup time	tASR	0		ns
$t_{su(D)}$ Data setup time	tDS	0		ns
$t_{su(rd)}$ Read-command setup time	tRCS	0		ns
$t_{su(WCL)}$ Early write-command setup time before \overline{CAS} low	tWCS	0		ns
$t_{su(WCH)}$ Write-command setup time before \overline{CAS} high	tCWL	40		ns
$t_{su(WRH)}$ Write-command setup time before \overline{RAS} high	tRWL	40		ns
$t_h(CLCA)$ Column-address hold time after \overline{CAS} low	tCAH	20		ns
$t_h(RA)$ Row-address hold time	tRAH	15		ns
$t_h(RLCA)$ Column-address hold time after \overline{RAS} low	tAR	80		ns
$t_h(CLD)$ Data hold time after \overline{CAS} low	tDHC	35		ns
$t_h(RLD)$ Data hold time after \overline{RAS} low	tDHR	95		ns
$t_h(WLD)$ Data hold time after \overline{W} low	tDHW	35		ns
$t_h(CHrd)$ Read-command hold time after \overline{CAS} high	tRCH	0		ns
$t_h(RHrd)$ Read-command hold time after \overline{RAS} high	tRRH	10		ns
$t_h(CLW)$ Write-command hold time after \overline{CAS} low	tWCH	35		ns
$t_h(RLW)$ Write-command hold time after \overline{RAS} low	tWCR	95		ns

Continued next page.

NOTE 3: Timing measurements are referenced to V_{IL} max and V_{IH} min.

[†]All cycle times assume $t_t = 5$ ns.

[‡]In a read-modify-write cycle, t_{CLWL} and $t_{su(WCH)}$ must be observed. Depending on the user's transition times, this may require additional \overline{CAS} low time $t_w(CL)$. This applies to page-mode read-modify-write also.

[§]In a read-modify-write cycle, t_{RLWL} and $t_{su(WRH)}$ must be observed. Depending on the user's transition times, this may require additional \overline{RAS} low time ($t_w(RL)$).

TM4256EC4, TM4257EC4
262,144 BY 4-BIT DYNAMIC RAM MODULES

timing requirements over recommended supply voltage range and operating free-air temperature range
(continued)

	ALT. SYMBOL	TMS425_EC4-12		UNIT
		MIN	MAX	
t _{RLCH} Delay time, \overline{RAS} low to \overline{CAS} high	t _{CSH}	120		ns
t _{CHRL} Delay time, \overline{CAS} high to \overline{RAS} low	t _{CRP}	0		ns
t _{CLRH} Delay time, \overline{CAS} low to \overline{RAS} high	t _{RSH}	60		ns
t _{RLCHR} Delay time, \overline{RAS} low to \overline{CAS} high ¹	t _{CHR}	25		ns
t _{CLRL} Delay time, \overline{CAS} low to \overline{RAS} low ¹	t _{CSR}	25		ns
t _{RHCL} Delay time, \overline{RAS} high to \overline{CAS} low ¹	t _{RPC}	20		ns
t _{CLWL} Delay time, \overline{CAS} low to \overline{W} low (read-modify-write cycle only)	t _{CWD}	60		ns
t _{RLCL} Delay time, \overline{RAS} low to \overline{CAS} low (maximum value specified only to guarantee access time)	t _{RCD}	25	60	ns
t _{RLWL} Delay time, \overline{RAS} low to \overline{W} low (read-modify-write cycle only)	t _{RWD}	120		ns
t _{rf} Refresh time interval	t _{REF}		4	ms

Continued next page.

NOTE 3: Timing measurements are referenced to V_{IL} max and V_{IH} min.

¹CAS-before-RAS refresh only.

TM4256EC4, TM4257EC4
262,144 BY 4-BIT DYNAMIC RAM MODULES

timing requirements over recommended supply voltage range and operating free-air temperature range
(continued)

	ALT. SYMBOL	TM425_EC4-15		TM425_EC4-20		UNIT
		MIN	MAX	MIN	MAX	
$t_c(P)$ Page-mode cycle time (read or write cycle)	t_{PC}	145		190		ns
$t_c(PM)$ Page-mode cycle time (read-modify-write cycle)	t_{PCM}	190		245		ns
$t_c(rd)$ Read cycle time [†]	t_{RC}	260		330		ns
$t_c(W)$ Write cycle time	t_{WC}	260		330		ns
$t_c(rdW)$ Read-write/read-modify-write cycle time	t_{RWC}	305		370		ns
$t_w(CH)P$ Pulse duration, \overline{CAS} high (page mode)	t_{CP}	60		80		ns
$t_w(CH)$ Pulse duration, \overline{CAS} high (non-page mode)	t_{CPN}	25		30		ns
$t_w(CL)$ Pulse duration, \overline{CAS} low [‡]	t_{CAS}	75	10,000	100	10,000	ns
$t_w(RH)$ Pulse duration, \overline{RAS} high	t_{RP}	100		120		ns
$t_w(RL)$ Pulse duration, \overline{RAS} low [§]	t_{RAS}	150	10,000	200	10,000	ns
$t_w(W)$ Write pulse duration	t_{WP}	45		55		ns
t_t Transition times (rise and fall) for \overline{RAS} and \overline{CAS}	t_T	3	50	3	50	ns
$t_{su}(CA)$ Column-address setup time	t_{ASC}	0		0		ns
$t_{su}(RA)$ Row-address setup time	t_{ASR}	0		0		ns
$t_{su}(D)$ Data setup time	t_{DS}	0		0		ns
$t_{su}(rd)$ Read-command setup time	t_{RCS}	0		0		ns
$t_{su}(WCL)$ Early write-command setup time before \overline{CAS} low	t_{WCS}	0		0		ns
$t_{su}(WCH)$ Write-command setup time before \overline{CAS} high	t_{CWL}	45		60		ns
$t_{su}(WRH)$ Write-command setup time before \overline{RAS} high	t_{RWL}	45		60		ns
$t_h(CLCA)$ Column-address hold time after \overline{CAS} low	t_{CAH}	25		30		ns
$t_h(RA)$ Row-address hold time	t_{RAH}	15		20		ns
$t_h(RLCA)$ Column-address hold time after \overline{RAS} low	t_{AR}	100		130		ns
$t_h(CLD)$ Data hold time after \overline{CAS} low	t_{DHC}	45		55		ns
$t_h(RLD)$ Data hold time after \overline{RAS} low	t_{DHR}	120		155		ns
$t_h(WLD)$ Data hold time after \overline{W} low	t_{DHW}	45		55		ns
$t_h(CHrd)$ Read-command hold time after \overline{CAS} high	t_{RCH}	0		0		ns
$t_h(RHrd)$ Read-command hold time after \overline{RAS} high	t_{RRH}	10		15		ns
$t_h(CLW)$ Write-command hold time after \overline{CAS} low	t_{WCH}	45		55		ns
$t_h(RLW)$ Write-command hold time after \overline{RAS} low	t_{WCR}	120		155		ns

Continued next page.

NOTE 3: Timing measurements are referenced to V_{IL} max and V_{IH} min.

[†]All cycle times assume $t_t = 5$ ns.

[‡]In a read-modify-write cycle, t_{CLWL} and $t_{su}(WCH)$ must be observed. Depending on the user's transition times, this may require additional \overline{CAS} low time $t_w(CL)$. This applies to page-mode read-modify-write also.

[§]In a read-modify-write cycle, t_{RLWL} and $t_{su}(WRH)$ must be observed. Depending on the user's transition times, this may require additional \overline{RAS} low time ($t_w(RL)$).

TM4256EC4, TM4257EC4
262,144 BY 4-BIT DYNAMIC RAM MODULES

timing requirements over recommended supply voltage range and operating free-air temperature range (concluded)

	ALT. SYMBOL	TM425_EC4-15		TM425_EC4-20		UNIT
		MIN	MAX	MIN	MAX	
t _{RLCH} Delay time, \overline{RAS} low to \overline{CAS} high	t _{CSH}	150		200		ns
t _{CHRL} Delay time, \overline{CAS} high to \overline{RAS} low	t _{CRP}	0		0		ns
t _{CLRHR} Delay time, \overline{CAS} low to \overline{RAS} high	t _{RSH}	75		100		ns
t _{RLCHR} Delay time, \overline{RAS} low to \overline{CAS} high [†]	t _{CHR}	30		35		ns
t _{CLRL} Delay time, \overline{CAS} low to \overline{RAS} low [†]	t _{CSR}	30		35		ns
t _{RHCL} Delay time, \overline{RAS} high to \overline{CAS} low [†]	t _{RPC}	20		25		ns
t _{CLWL} Delay time, \overline{CAS} low to \overline{W} low (read-modify-write cycle only)	t _{CWD}	70		90		ns
t _{RLCL} Delay time, \overline{RAS} low to \overline{CAS} low (maximum value specified only to guarantee access time)	t _{RCD}	25	75	30	100	ns
t _{RLWL} Delay time, \overline{RAS} low to \overline{W} low (read-modify-write cycle only)	t _{RWD}	145		190		ns
t _{rf} Refresh time interval	t _{REF}		4		4	ms

NOTE 3: Timing measurements are referenced to V_{IL} max and V_{IH} min.
[†]CAS-before-RAS refresh only.

NIBBLE-MODE CYCLE

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER	ALT. SYMBOL	TM4257EC4-12		TM4257EC4-15		TM4257EC4-20		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t _a (CN) Nibble-mode access time from \overline{CAS}	t _{NCAC}	30		40		50		ns

timing requirements over recommended supply voltage range and operating free-air temperature range

	ALT. SYMBOL	TM4257EC4-12		TM4257EC4-15		TM4257EC4-20		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t _c (N) Nibble-mode cycle time	t _{NC}	60		75		90		ns
t _c (rdWN) Nibble-mode read-modify-write cycle time	t _{NRMW}	85		105		130		
t _{CLRHN} Nibble-mode delay time, \overline{CAS} low to \overline{RAS} high	t _{NRSH}	30		40		50		
t _{CLWLN} Nibble-mode delay time, \overline{CAS} to \overline{W} delay	t _{NCWD}	25		30		40		
t _w (CLN) Nibble-mode pulse duration, \overline{CAS} low	t _{NCAS}	30		40		50		
t _w (CHN) Nibble-mode pulse duration, \overline{CAS} high	t _{NCP}	20		25		30		
t _w (CRWN) Nibble-mode read-modify-write pulse duration, \overline{CAS} low	t _{NCRW}	55		70		90		
t _{su} (WCHN) Nibble-mode write command setup time before \overline{CAS} high	t _{NCWL}	25		35		45		

PARAMETER MEASUREMENT INFORMATION





FIGURE 1. LOAD CIRCUIT


read cycle timing



5


Dynamic RAM Modules

early write cycle timing




TM4256EC4, TM4257EC4
262,144 BY 4-BIT DYNAMIC RAM MODULES


write cycle timing




†The enable time (t_{en}) for a write cycle is equal in duration to the access time from \overline{CAS} ($t_{a(C)}$) in a read cycle; but the active levels at the output are invalid.

read-write/read-modify-write cycle timing






NOTE 4: A write cycle or a read-modify-write cycle can be intermixed with read cycles as long as the write and read-modify write timing specifications are not violated.



NOTE 5: A read cycle or a read-modify-write cycle can be intermixed with write cycles as long as read and read-modify-write timing specifications are not violated.




page-mode read-modify-write cycle timing




NOTE 6: A read or a write cycle can be intermixed with read-modify-write cycles as long as the read and write timing specifications are not violated.

nibble-mode read cycle timing




TM4257EC4
262,144 BY 4-BIT DYNAMIC RAM MODULE

nibble-mode write cycle timing




nibble-mode read-modify-write-cycle timing



TM4256EC4, TM4257EC4
262,144 BY 4-BIT DYNAMIC RAM MODULES


RAS-only refresh cycle timing




5

Dynamic RAM Modules


hidden refresh cycle timing



automatic (CAS-before-RAS) refresh cycle timing



TI single-in-line package nomenclature



5
Dynamic RAM Modules

TM4256EL9, TM4256GU9, TM4257EL9, TM4257GU9 262,144 BY 9-BIT DYNAMIC RAM MODULES


SEPTEMBER 1985 — REVISED NOVEMBER 1985

- 262,144 X 9 Organization
- Single 5-V Supply (10% Tolerance)
- 30-Pin Single-in-Line Package (SIP)
 - Pinned Module for Through-Hole Insertion (TM425_EL9)
 - Leadless Module for Use with Sockets (TM425_GU9)
- Utilizes Nine 256K Dynamic RAMs in Plastic Chip Carrier
- Long Refresh Period . . . 4 ms (256 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Outputs
- Performance Ranges:

	ACCESS TIME ROW ADDRESS (MAX)	ACCESS TIME COLUMN ADDRESS (MAX)	READ OR WRITE CYCLE (MIN)
TM425___9-12	120 ns	60 ns	230 ns
TM425___9-15	150 ns	75 ns	260 ns
TM425___9-20	200 ns	100 ns	330 ns

- Common $\overline{\text{CAS}}$ Control for Eight Common Data-In and Data-Out Lines
- Separate $\overline{\text{CAS}}$ Control for One Separate Pair of Data-In and Data-Out Lines
- Low Power Dissipation
- Operating Free-Air Temperature . . . 0°C to 70°C
- Downward Compatible with 64K X 9 SIP (TM4164EL9, TM4164FM9)

TM425_EL9 . . . L SINGLE-IN-LINE PACKAGE
(TOP VIEW)



5
Dynamic RAM Modules

description

The TM425___9 series are 2304K, dynamic random-access memory modules organized as 262,144 x 9 bits [bit nine (D9, Q9) is generally used for parity and is controlled by CAS9] in a 30-pin single-in-line package comprising nine TMS425_FML, 262,144 x 1 bit dynamic RAM's in 18-lead plastic chip carriers mounted on top of a substrate together with decoupling capacitors mounted beneath the chip carriers. The onboard capacitors eliminate the need for bypassing on the motherboard and offer superior performance over equivalent leaded capacitors due to reduced lead inductance. Also, with 0.3

PIN NOMENCLATURE TM425_EL9	
A0-A8	Address Inputs
CAS, $\overline{\text{CAS}}$ 9	Column-Address Strobes
DQ1-DQ8	Data In/Data Out
D9	Data In
NC	No Connection
Q9	Data Out
$\overline{\text{RAS}}$	Row-Address Strobe
VDD	5-V Supply
VSS	Ground
$\overline{\text{W}}$	Write Enable

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TM4256EL9, TM4256GU9, TM4257EL9, TM4257GU9
262,144 BY 9-BIT DYNAMIC RAM MODULES

inch board spacing the TM425___9 has a density of ten devices per square inch (approximately 4X the density of DIPs). With the elimination of bypass capacitors on the motherboard, reduced PC board size, and fewer plated-through holes, a cost savings can be realized.

The TM425___9 features $\overline{\text{RAS}}$ access times of 120 ns, 150 ns, and 200 ns maximum. Power dissipation as low as 2025 mW typical operating and 115 mW typical standby for 200 ns devices.

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with $\overline{\text{RAS}}$ in order to retain data. $\overline{\text{CAS}}$ can remain high during the refresh sequence to conserve power.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address lines and data in are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TM425___9 is rated for operation from 0°C to 70°C.

presence detect


This feature is included on the TM425_GU9 to allow for hardware presence detection of the memory module. The PRD pin for each module in the system should be pulled high through a pull-up resistor, resulting in a logic one when no module is present. When a module is present, PRD is a logic zero as this pin is connected to VSS on the module. PRD can only be used to detect a modules' presence, not its functionality. In a system not requiring presence detect, it is recommended that this pin be left as a no connect; this allows the use of either type of module without adverse effects.

operation

address (A0 through A8)

Eighteen address bits are required to decode 1 of 262,144 storage cell locations on each of the nine chips. Nine row-address bits are set up on pins A0 through A8 and latched onto the chip by the row-address strobe ($\overline{\text{RAS}}$). Then the nine column-address bits are set up on pins A0 through A8 and latched onto the chip by the

TM425_GU9 . . . U SINGLE-IN-LINE PACKAGE
(TOP VIEW)



PIN NOMENCLATURE	
TM425_GU9	
A0-A8	Address Inputs
$\overline{\text{CAS}}$, $\overline{\text{CAS9}}$	Column-Address Strobes
DQ1-DQ8	Data In/Data Out
D9	Data In
NC	No Connection
$\overline{\text{PRD}}$	Presence Detect ($\overline{\text{VSS}}$)
Q9	Data Out
$\overline{\text{RAS}}$	Row-Address Strobe
VDD	5-V Supply
VSS	Ground
W	Write Enable

TM4256EL9, TM4256GU9, TM4257EL9, TM4257GU9 262,144 BY 9-BIT DYNAMIC RAM MODULES

column-address strobes ($\overline{\text{CAS}}$ for M1 thru M8 and $\overline{\text{CAS9}}$ for M9). All addresses must be stable on or before the falling edges of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$. $\overline{\text{RAS}}$ is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. $\overline{\text{CAS}}$ is used as a chip select activating the column decoder and the input and output buffers for M1-M8. $\overline{\text{CAS9}}$ is used similarly for M9.

write enable ($\overline{\text{W}}$)

The read or write mode is selected through the write-enable ($\overline{\text{W}}$) input. A logic high on the $\overline{\text{W}}$ input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data inputs are disabled when the read mode is selected. The common I/O feature of the TM425___9 dictates the use of early write cycles to prevent contention on D and Q. When $\overline{\text{W}}$ goes low prior to $\overline{\text{CAS}}$, the data outs will remain in the high-impedance state for the entire cycle permitting common I/O operation.

data in (DQ1-DQ8, D9)

Data is written during a write cycle. The falling edge of $\overline{\text{CAS}}$ strobes data into the on-chip data latches. These latches can be driven from standard TTL circuits without a pull-up resistor. In the early write cycle, $\overline{\text{W}}$ is brought low prior to $\overline{\text{CAS}}$ and the data is strobed in by $\overline{\text{CAS}}$ with setup and hold times referenced to this signal.

data out (DQ1-DQ8, D9)

The three-state output buffers provide direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TTL loads for each output. Data out is the same polarity as data in. The outputs are in the high-impedance (floating) state until $\overline{\text{CAS}}$ is brought low. In a read cycle the outputs go active after the access time interval $t_{a(C)}$ that begins with the negative transition of $\overline{\text{CAS}}$ as long as $t_{a(R)}$ is satisfied. The outputs become valid after the access time has elapsed and remains valid while $\overline{\text{CAS}}$ is low; $\overline{\text{CAS}}$ going high returns it to a high-impedance state. In the early write cycle, the outputs are always in the high-impedance state, a necessity due to the common I/O feature of the TM425___9.

refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffers are in the high-impedance state unless $\overline{\text{CAS}}$ is applied, the $\overline{\text{RAS}}$ -only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with $\overline{\text{RAS}}$ causes all bits in each row to be refreshed. $\overline{\text{CAS}}$ can remain high (inactive) for this refresh sequence to conserve power.

$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh

The $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh is utilized by bringing $\overline{\text{CAS}}$ low earlier than $\overline{\text{RAS}}$ (see parameter t_{CLRL}) and holding it low after $\overline{\text{RAS}}$ falls (see parameter t_{RLCHR}). For successive $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycles, $\overline{\text{CAS}}$ can remain low while cycling $\overline{\text{RAS}}$. The external address is ignored and the refresh address is generated internally.

hidden refresh

Hidden refresh may be performed while maintaining valid data at the output pin. This is accomplished by holding $\overline{\text{CAS}}$ at V_{IL} after a read operation and cycling $\overline{\text{RAS}}$ after a specified precharge period, similar to a "RAS-only" refresh cycle. The external address is also ignored during the hidden refresh cycles.

page-mode (TM4256___9)

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the module. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated.

TM4256EL9, TM4256GU9, TM4257EL9, TM4257GU9 262,144 BY 9-BIT DYNAMIC RAM MODULES

nibble mode (TM4257__9)

Nibble-mode operation allows high-speed serial read, write, or read-modify-write access of 1 to 4 bits of data. The first bit is accessed in the normal manner with read data coming out at $t_{a(C)}$ time. The next sequential nibble bits can be read or written by cycling \overline{CAS} while \overline{RAS} remains low. The first bit is determined by the row and column addresses, which need to be supplied only for the first access. Column A8 and row A8 (CA8, RA8) provide the two binary bits for initial selection of the nibble addresses. Thereafter, the falling edge of \overline{CAS} will access the next bit of the circular 4-bit nibble in the following sequence:



In nibble-mode, all normal memory operations (read, write, or ready-modify-write) may be performed in any desired combination.

power up

To achieve proper operation, an initial pause of 200 μ s is required after power up followed by a minimum of eight initialization cycles.

single-in-line package and components

PC substrate: 0,79 mm (0.031 inch) minimum thickness


Bypass capacitors: Multilayer ceramic

Leads: Tin/lead solder coated over phosphor-bronze

Contact area for socketable devices: Nickel plate and solder plate on top of copper

TM4256EL9, TM4256GU9, TM4257EL9, TM4257GU9
262,144 BY 9-BIT DYNAMIC RAM MODULES

functional block diagram



†TM425_GU9 only.

5
Dynamic RAM Modules

TM4256EL9, TM4256GU9, TM4257EL9, TM4257GU9 262,144 BY 9-BIT DYNAMIC RAM MODULES

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Voltage range for any pin except V _{DD} and data out (see Note 1)	-1.5 V to 10 V
Voltage range on V _{DD} supply and data out with respect to V _{SS}	-1 V to 7 V
Short circuit output current for any output	50 mA
Power dissipation	9 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†]Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to V_{SS}.

recommended operating conditions

		MIN	NOM	MAX	UNIT
V _{DD}	Supply voltage	4.5	5	5.5	V
V _{SS}	Supply voltage		0		V
V _{IH}	High-level input voltage			6.5	V
V _{IL}	Low-level input voltage (see Note 2)	-1		0.8	V
T _A	Operating free-air temperature		0	70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TM425___9-12			TM425___9-15			UNIT	
		MIN	TYP [†]	MAX	MIN	TYP [†]	MAX		
V _{OH}	High-level output voltage	I _{OH} = -5 mA			2.4			V	
V _{OL}	Low-level output voltage	I _{OL} = 4.2 mA			0			V	
I _I	Input current (leakage)	V _I = 0 V to 6.5 V, V _{DD} = 5 V, All other pins = 0 V			±10			μA	
I _O	Output current (leakage)	V _O = 0.4 V to 5.5 V, V _{DD} = 5 V, $\overline{\text{CAS}}$ high			±10			μA	
I _{DD1} [‡]	Average operating current during read or write cycle	t _C = minimum cycle, All outputs open			585	702	495	612	mA
I _{DD2} [‡]	Standby current	After 1 memory cycle, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ high, All outputs open			23	41	23	41	mA
I _{DD3} [‡]	Average refresh current	t _C = minimum cycle, $\overline{\text{CAS}}$ high and $\overline{\text{RAS}}$ cycling, All outputs open			405	540	360	477	mA
I _{DD4} [‡]	Average page-mode current	t _{C(P)} = minimum cycle, $\overline{\text{RAS}}$ low and $\overline{\text{CAS}}$ cycling, All outputs open			315	432	270	387	mA
I _{DD5} [‡]	Average nibble-mode current	t _{C(N)} = minimum cycle, $\overline{\text{RAS}}$ low and $\overline{\text{CAS}}$ cycling, All outputs open			288	396	243	351	mA

[†]All typical values are at T_A = 25°C and nominal supply voltages.

[‡]I_{DD1}-I_{DD5} are measured with M1-M9 in the same mode (i.e., operating, standby, refresh, page mode, nibble mode).

**TM4256EL9, TM4256GU9, TM4257EL9, TM4257GU9
262,144 BY 9-BIT DYNAMIC RAM MODULES**

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TM425___9-20			UNIT
		MIN	TYP†	MAX	
V _{OH}	High-level output voltage	I _{OH} = -5 mA			V
V _{OL}	Low-level output voltage	I _{OL} = 4.2 mA			V
I _I	Input current (leakage)	V _I = 0 V to 6.5 V, V _{DD} = 5 V, All other pins = 0 V			±10 μA
I _O	Output current (leakage)	V _O = 0.4 V to 5.5 V, V _{DD} = 5 V, $\overline{\text{CAS}}$ high			±10 μA
I _{DD1} ‡	Average operating current during read or write cycle	t _c = minimum cycle, All outputs open			405 522 mA
I _{DD2} ‡	Standby current	After 1 memory cycle, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ high, All outputs open			23 41 mA
I _{DD3} ‡	Average refresh current	t _c = minimum cycle, $\overline{\text{CAS}}$ high and $\overline{\text{RAS}}$ cycling, All outputs open			315 432 mA
I _{DD4} ‡	Average page-mode current	t _c (P) = minimum cycle, $\overline{\text{RAS}}$ low and $\overline{\text{CAS}}$ cycling, All outputs open			225 315 mA
I _{DD5} ‡	Average nibble-mode current	t _c (N) = minimum cycle, $\overline{\text{RAS}}$ low and $\overline{\text{CAS}}$ cycling, All outputs open			198 288 mA

†All typical values are at T_A = 25°C and nominal supply voltages.

‡I_{DD1}-I_{DD5} are measured with M1-M9 in the same mode (i.e., operating, standby, refresh, page mode, nibble mode).

**capacitance over recommended supply voltage range and operating free-air temperature range,
f = 1 MHz**

PARAMETER	MIN	MAX	UNIT
C _i (A)	Input capacitance, address inputs		63 pF
C _i (DQ)	Input capacitance, data inputs		17 pF
C _i (RAS)	Input capacitance, $\overline{\text{RAS}}$ input		72 pF
C _i (W)	Input capacitance, $\overline{\text{W}}$ input		72 pF
C _i (CAS9)	Input capacitance, $\overline{\text{CAS9}}$ input		8 pF
C _i (CAS)	Input capacitance, $\overline{\text{CAS}}$ input		64 pF
C _i (D9)	Input capacitance, D9 input		7 pF
C _o (Q9)	Output capacitance, Q9 output		10 pF
C _o (VDD)	Decoupling capacitance		0.8 μF

TM4256EL9, TM4256GU9, TM4257EL9, TM4257GU9
262,144 BY 9-BIT DYNAMIC RAM MODULES

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TM425__9-12		TM425__9-15		UNIT
			MIN	MAX	MIN	MAX	
$t_{a(C)}$ Access time from \overline{CAS}	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{CAC}	60		75		ns
$t_{a(R)}$ Access time from \overline{RAS}	$t_{RLCL} = MAX$, Load = 2 Series 74 TTL gates	t_{RAC}	120		150		ns
$t_{dis(CH)}$ Output disable time after \overline{CAS} high	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{OFF}	0	35	0	35	ns

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TM425__9-20		UNIT
			MIN	MAX	
$t_{a(C)}$ Access time from \overline{CAS}	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{CAC}	100		ns
$t_{a(R)}$ Access time from \overline{RAS}	$t_{RLCL} = MAX$, Load = 2 Series 74 TTL gates	t_{RAC}	200		ns
$t_{dis(CH)}$ Output disable time after \overline{CAS} high	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{OFF}	0	35	ns

5

Dynamic RAM Modules

TM4256EL9, TM4256GU9, TM4257EL9, TM4257GU9
262,144 BY 9-BIT DYNAMIC RAM MODULES

timing requirements over recommended supply voltage range and operating free-air temperature range

	ALT. SYMBOL	TM425___9-12		UNIT
		MIN	MAX	
$t_{c(P)}$ Page-mode cycle time (read or write cycle)	t_{PC}	120		ns
$t_{c(rd)}$ Read cycle time [†]	t_{RC}	230		ns
$t_{c(W)}$ Write cycle time	t_{WC}	230		ns
$t_w(CH)P$ Pulse duration, \overline{CAS} high (page mode)	t_{CP}	50		ns
$t_w(CH)$ Pulse duration, \overline{CAS} high (non-page mode)	t_{CPN}	25		ns
$t_w(CL)$ Pulse duration, \overline{CAS} low	t_{CAS}	60	10,000	ns
$t_w(RH)$ Pulse duration, \overline{RAS} high (precharge time)	t_{RP}	100		ns
$t_w(RL)$ Pulse duration, \overline{RAS} low	t_{RAS}	120	10,000	ns
$t_w(W)$ Write pulse duration	t_{WP}	40		ns
t_t Transition times (rise and fall) for \overline{RAS} and \overline{CAS}	t_T	3	50	ns
$t_{su(CA)}$ Column-address setup time	t_{ASC}	0		ns
$t_{su(RA)}$ Row-address setup time	t_{ASR}	0		ns
$t_{su(D)}$ Data setup time	t_{DS}	0		ns
$t_{su(rd)}$ Read-command setup time	t_{RCS}	0		ns
$t_{su(WCL)}$ Early write-command setup time before \overline{CAS} low	t_{WCS}	0		ns
$t_{su(WCH)}$ Write-command setup time before \overline{CAS} high	t_{CWL}	40		ns
$t_{su(WRH)}$ Write-command setup time before \overline{RAS} high	t_{RWL}	40		ns
$t_h(CLCA)$ Column-address hold time after \overline{CAS} low	t_{CAH}	20		ns
$t_h(RA)$ Row-address hold time	t_{RAH}	15		ns
$t_h(RLCA)$ Column-address hold time after \overline{RAS} low	t_{AR}	80		ns
$t_h(CLD)$ Data hold time after \overline{CAS} low	t_{DH}	35		ns
$t_h(RLD)$ Data hold time after \overline{RAS} low	t_{DHR}	95		ns
$t_h(CHrd)$ Read-command hold time after \overline{CAS} high	t_{RCH}	0		ns
$t_h(RHrd)$ Read-command hold time after \overline{RAS} high	t_{RRH}	10		ns
$t_h(CLW)$ Write-command hold time after \overline{CAS} low	t_{WCH}	35		ns
$t_h(RLW)$ Write-command hold time after \overline{RAS} low	t_{WCR}	95		ns
t_{RLCH} Delay time, \overline{RAS} low to \overline{CAS} high	t_{CSH}	120		ns
t_{CHRL} Delay time, \overline{CAS} high to \overline{RAS} low	t_{CRP}	0		ns
t_{CLRH} Delay time, \overline{CAS} low to \overline{RAS} high	t_{RSH}	60		ns
t_{RLCHR} Delay time, \overline{RAS} low to \overline{CAS} high [‡]	t_{CHR}	25		ns
t_{CLRL} Delay time, \overline{CAS} low to \overline{RAS} low [‡]	t_{CSR}	25		ns
t_{RHCL} Delay time, \overline{RAS} high to \overline{CAS} low [‡]	t_{RPC}	20		ns
t_{RLCL} Delay time, \overline{RAS} low to \overline{CAS} low (maximum value specified only to guarantee access time)	t_{RCD}	30	60	ns
t_{rf} Refresh time interval	t_{REF}		4	ms

NOTE 3: Timing measurements are referenced to V_{IL} max and V_{IH} min.

[†]All cycle times assume $t_t = 5$ ns.

[‡] \overline{CAS} -before- \overline{RAS} refresh only.

5
Dynamic RAM Modules

TM4256EL9, TM4256GU9, TM4257EL9, TM4257GU9
262,144 BY 9-BIT DYNAMIC RAM MODULES

timing requirements over recommended supply voltage range and operating free-air temperature range

	ALT. SYMBOL	TM425 9-15		TM425 9-20		UNIT
		MIN	MAX	MIN	MAX	
$t_{c(P)}$ Page-mode cycle time (read or write cycle)	t_{PC}	145		190		ns
$t_{c(rd)}$ Read cycle time [†]	t_{RC}	260		330		ns
$t_{c(W)}$ Write cycle time	t_{WC}	260		330		ns
$t_{w(CH)P}$ Pulse duration, \overline{CAS} high (page mode)	t_{CP}	60		80		ns
$t_{w(CH)}$ Pulse duration, \overline{CAS} high (non-page mode)	t_{CPN}	25		30		ns
$t_{w(CL)}$ Pulse duration, \overline{CAS} low	t_{CAS}	75	10,000	100	10,000	ns
$t_{w(RH)}$ Pulse duration, \overline{RAS} high (precharge time)	t_{RP}	100		120		ns
$t_{w(RL)}$ Pulse duration, \overline{RAS} low	t_{RAS}	150	10,000	200	10,000	ns
$t_{w(W)}$ Write pulse duration	t_{WP}	45		55		ns
t_t Transition times (rise and fall) for \overline{RAS} and \overline{CAS}	t_T	3	50	3	50	ns
$t_{su(CA)}$ Column-address setup time	t_{ASC}	0		0		ns
$t_{su(RA)}$ Row-address setup time	t_{ASR}	0		0		ns
$t_{su(D)}$ Data setup time	t_{DS}	0		0		ns
$t_{su(rd)}$ Read-command setup time	t_{RCS}	0		0		ns
$t_{su(WCL)}$ Early write-command setup time before \overline{CAS} low	t_{WCS}	0		0		ns
$t_{su(WCH)}$ Write-command setup time before \overline{CAS} high	t_{CWL}	45		60		ns
$t_{su(WRH)}$ Write-command setup time before \overline{RAS} high	t_{RWL}	45		60		ns
$t_h(CLCA)$ Column-address hold time after \overline{CAS} low	t_{CAH}	25		30		ns
$t_h(RA)$ Row-address hold time	t_{RAH}	15		20		ns
$t_h(RLCA)$ Column-address hold time after \overline{RAS} low	t_{AR}	100		130		ns
$t_h(CLD)$ Data hold time after \overline{CAS} low	t_{DH}	45		55		ns
$t_h(RLD)$ Data hold time after \overline{RAS} low	t_{DHR}	120		155		ns
$t_h(CHrd)$ Read-command hold time after \overline{CAS} high	t_{RCH}	0		0		ns
$t_h(RHrd)$ Read-command hold time after \overline{RAS} high	t_{RRH}	10		15		ns
$t_h(CLW)$ Write-command hold time after \overline{CAS} low	t_{WCH}	45		55		ns
$t_h(RLW)$ Write-command hold time after \overline{RAS} low	t_{WCR}	120		155		ns
t_{RLCH} Delay time, \overline{RAS} low to \overline{CAS} high	t_{CSH}	150		200		ns
t_{CHRL} Delay time, \overline{CAS} high to \overline{RAS} low	t_{CRP}	0		0		ns
t_{CLRHL} Delay time, \overline{CAS} low to \overline{RAS} high	t_{RSH}	75		100		ns
t_{RLCHR} Delay time, \overline{RAS} low to \overline{CAS} high [‡]	t_{CHR}^*	30		35		ns
t_{CLRL} Delay time, \overline{CAS} low to \overline{RAS} low [‡]	t_{CSR}	30		35		ns
t_{RHCL} Delay time, \overline{RAS} high to \overline{CAS} low [‡]	t_{RPC}	20		25		ns
t_{RLCL} Delay time, \overline{RAS} low to \overline{CAS} low (maximum value specified only to guarantee access time)	t_{RCD}	30	75	30	100	ns
t_{rf} Refresh time interval	t_{REF}		4		4	ms

NOTE 3: Timing measurements are referenced to V_{IL} max and V_{IH} min.

[†]All cycle times assume $t_t = 5$ ns.

[‡] \overline{CAS} -before- \overline{RAS} refresh only.

NIBBLE-MODE CYCLE

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER	ALT. SYMBOL	TM4257__9-12		TM4257__9-15		TM4257__9-20		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
$t_{a(CN)}$ Nibble-mode access time from \overline{CAS}	t_{NCAC}	30		40		50		ns

timing requirements over recommended supply voltage range and operating free-air temperature range

	ALT. SYMBOL	TM4257__9-12		TM4257__9-15		TM4257__9-20		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
$t_{c(N)}$ Nibble-mode cycle time	t_{NC}	60		75		90		ns
t_{CLRHN} Nibble-mode delay time, \overline{CAS} low to \overline{RAS} high	t_{NRSH}	30		40		50		
t_{CLWLN} Nibble-mode delay time, \overline{CAS} to \overline{W} delay	t_{NCWD}	25		30		40		
$t_w(CLN)$ Nibble-mode pulse duration, \overline{CAS} low	t_{NCAS}	30		40		50		
$t_w(CHN)$ Nibble-mode pulse duration, \overline{CAS} high	t_{NCP}	20		25		30		
$t_{su}(WCHN)$ Nibble-mode write command setup time before \overline{CAS} high	t_{NCWL}	25		35		45		

PARAMETER MEASUREMENT INFORMATION





FIGURE 1. LOAD CIRCUIT

read cycle timing


5

Dynamic RAM Modules




TM4256EL9, TM4256GU9, TM4257EL9, TM4257GU9
262,144 BY 9-BIT DYNAMIC RAM MODULES

early write cycle timing




TM4256EL9, TM4256GU9
262,144 BY 9-BIT DYNAMIC RAM MODULES

page-mode read cycle timing




NOTE 4: A write cycle can be intermixed with read cycles as long as the write timing specifications are not violated.

page-mode write cycle timing




NOTE 5: A read cycle can be intermixed with write cycles as long as read timing specifications are not violated.

nibble-mode read cycle timing




nibble-mode write cycle timing



TM4256EL9, TM4256GU9, TM4257EL9, TM4257GU9
262,144 BY 9-BIT DYNAMIC RAM MODULES


RAS-only refresh timing




5 Dynamic RAM Modules

TM4256EL9, TM4256GU9, TM4257EL9, TM4257GU9
262,144 BY 9-BIT DYNAMIC RAM MODULES

hidden refresh cycle timing




automatic (CAS-before-RAS) refresh cycle timing



TM4256EL9, TM4256GU9, TM4257EL9, TM4257GU9
262,144 BY 9-BIT DYNAMIC RAM MODULES

TI single-in-line package nomenclature †



E Version Pin 24-No Connect	L Package (76,2 x 16,5 mm)	Max Access - 12 120 ns	L 0°C to 70°C
G Version Pin 24-PRD	(3.0 x 0.65 Inches)	- 15 150 ns	
	U Package (88,9 x 16,5 mm)	- 20 200 ns	
	(3.5 x 0.65 Inches)		

†The E pinout configuration designator is used when specifying the L package; the G pinout configuration version designator is used when specifying the U package.

5

Dynamic RAM Modules

- 262,144 X 5 Organization
- Single 5-V Supply (10% Tolerance)
- 24-Pin Single-in-Line Package (SIP)
- Utilizes Five 256K Dynamic RAMs in Plastic Chip Carrier
- Long Refresh Period . . . 4 ms (256 cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Outputs
- Performance Ranges:


	ACCESS TIME ROW ADDRESS (MAX)	ACCESS TIME COLUMN ADDRESS (MAX)	READ OR WRITE CYCLE (MIN)	READ- MODIFY- WRITE CYCLE (MIN)
TM425_EQ5-12	120 ns	60 ns	230 ns	275 ns
TM425_EQ5-15	150 ns	75 ns	260 ns	305 ns
TM425_EQ5-20	200 ns	100 ns	330 ns	370 ns

- Common $\overline{\text{CAS}}$ Control with Separate Data-Input and Output Lines
- Low Power Dissipation:

	OPERATING (TYP)	STANDBY (TYP)
TM425_EQ5-12	1625 mW	65 mW
TM425_EQ5-15	1375 mW	65 mW
TM425_EQ5-20	1125 mW	65 mW

- Operating Free-Air Temperature . . . 0°C to 70°C
- Downward Compatible with 64K X 5 Single-in-Line Package (TM4164EQ5)

**Q SINGLE-IN-LINE PACKAGE
(TOP VIEW)**



PIN NOMENCLATURE

A0-A8	Address Inputs
$\overline{\text{CAS}}$	Column-Address Strobe
D1-D5	Data Inputs
NC	No Connection
Q1-Q5	Data Outputs
$\overline{\text{RAS}}$	Row-Address Strobe
VDD	5-V Supply
VSS	Ground
W	Write Enable

description

The TM425_EQ5 is a 1280K, dynamic random-access memory module organized as 262,144 × 5 bits in a 24-pin single-in-line package comprising five TMS425_FML, 262,144 × 1 bit dynamic RAM's in 18-lead plastic chip carriers mounted on top of a substrate together with five 0.1 μF decoupling capacitors mounted beneath the chip carriers. The onboard capacitors eliminate the need for bypassing on the motherboard and offer superior performance over equivalent leaded capacitors due to reduced lead inductance. Also, with 0.3 inch board spacing the TM425_EQ5 has a density of ten devices per square inch (approximately 4X the density of DIPs). With the elimination of bypass capacitors on the motherboard, reduced PC board size, and fewer plated-through holes, a cost savings can be realized.

The TM425_EQ5 features $\overline{\text{RAS}}$ access times of 120 ns, 150 ns, and 200 ns maximum. Power dissipation as low as 1125 mW typical operating and 65 mW typical standby.

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with $\overline{\text{RAS}}$ in order to retain data. $\overline{\text{CAS}}$ can remain high during the refresh sequence to conserve power.

5
Dynamic RAM Modules

TM4256EQ5, TM4257EQ5

262,144 BY 5-BIT DYNAMIC RAM MODULES

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address lines and data in are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TM425_EQ5 is rated for operation from 0°C to 70°C.

operation

address (A0 through A8)

Eight address bits are required to decode 1 of 262,144 storage cell locations on each of the five chips. Nine row-address bits are set up on pins A0 through A8 and latched onto the chip by the row-address strobe ($\overline{\text{RAS}}$). Then the nine column-address bits are set up on pins A0 through A8 and latched onto the chip by the column-address strobe. All addresses must be stable on or before the falling edges of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$. $\overline{\text{RAS}}$ is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. $\overline{\text{CAS}}$ is used as a chip select activating the column decoder and the input and output buffers.

write enable ($\overline{\text{W}}$)

The read or write mode is selected through the write-enable ($\overline{\text{W}}$) input. A logic high on the $\overline{\text{W}}$ input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data inputs are disabled when the read mode is selected. When $\overline{\text{W}}$ goes low prior to $\overline{\text{CAS}}$, the data-outs will remain in the high-impedance state for the entire cycle permitting common I/O operation.

data-in (D1-D5)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of $\overline{\text{CAS}}$ or $\overline{\text{W}}$ strobes data into the on-chip data latches. These latches can be driven from standard TTL circuits without a pull-up resistor. In the early write cycle, $\overline{\text{W}}$ is brought low prior to $\overline{\text{CAS}}$ and the data is strobed in by $\overline{\text{CAS}}$ with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle, $\overline{\text{CAS}}$ will already be low, thus the data will be strobed in by $\overline{\text{W}}$ with setup and hold times referenced to this signal.

data-out (Q1-Q5)

The three-state output buffers provide direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TTL loads for each output. Data out is the same polarity as data in. The outputs are in the high-impedance (floating) state until $\overline{\text{CAS}}$ is brought low. In a read cycle the outputs go active after the access time interval $t_{a(C)}$ that begins with the negative transition of $\overline{\text{CAS}}$ as long as $t_{a(R)}$ is satisfied. The outputs become valid after the access time has elapsed and remain valid while $\overline{\text{CAS}}$ is low; $\overline{\text{CAS}}$ going high returns it to a high-impedance state. In the early write cycle, the outputs are always in the high-impedance state. In a delayed-write or read-modify-write cycle, the outputs will follow the sequence for the read cycle.

refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffers are in the high-impedance state unless $\overline{\text{CAS}}$ is applied, the $\overline{\text{RAS}}$ -only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with $\overline{\text{RAS}}$ causes all bits in each row to be refreshed. $\overline{\text{CAS}}$ can remain high (inactive) for this refresh sequence to conserve power.

$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh

The $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh is utilized by bringing $\overline{\text{CAS}}$ low earlier than $\overline{\text{RAS}}$ (see parameter t_{CLRL}) and holding it low after $\overline{\text{RAS}}$ falls (see parameter t_{RLCHR}). For successive $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycles, $\overline{\text{CAS}}$ can remain low while cycling $\overline{\text{RAS}}$. The external address is ignored and the refresh address is generated internally.

hidden refresh

Hidden refresh may be performed while maintaining valid data at the output pin. This is accomplished by holding $\overline{\text{CAS}}$ at V_{IL} after a read operation and cycling $\overline{\text{RAS}}$ after a specified precharge period, similar to a "RAS-only" refresh cycle. The external address is also ignored during the hidden refresh cycles.

page-mode (TM4256EQ5)

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the module. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. To extend beyond the 256 column locations on a single module, the row address and $\overline{\text{RAS}}$ are applied to multiple modules. $\overline{\text{CAS}}$ is then decoded to select the proper module.

nibble mode (TM4257EQ5)

Nibble-mode operation allows high-speed serial read, write, or read-modify-write access of 1 to 4 bits of data. The first bit is accessed in the normal manner with read data coming out at $t_{a(C)}$ time. The next sequential nibble bits can be read or written by cycling $\overline{\text{CAS}}$ while $\overline{\text{RAS}}$ remains low. The first bit is determined by the row and column addresses, which need to be supplied only for the first access. Column A8 and row A8 (CA8, RA8) provide the two binary bits for initial selection of the nibble addresses. Thereafter, the falling edge of $\overline{\text{CAS}}$ will access the next bit of the circular 4-bit nibble in the following sequence:



In nibble-mode, all normal memory operations (read, write, or read-modify-write) may be performed in any desired combination.

power up

To achieve proper device operation, an initial pause of 200 μs is required after power up followed by a minimum of eight initialization cycles.

single-in-line package and components


PC substrate: 0,79 mm (0,031 inch) minimum thickness

Bypass capacitors: Multilayer ceramic

Leads: Tin/lead solder coated over phosphor-bronze


TM4256EQ5, TM4257EQ5
262,144 BY 5-BIT DYNAMIC RAM MODULES

logic symbol†



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

functional block diagram



TM4256EQ5, TM4257EQ5 262,144 BY 5-BIT DYNAMIC RAM MODULES

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Voltage range for any pin except V _{DD} and data out (see Note 1)	-1.5 V to 10 V
Voltage range on V _{DD} supply and data out with respect to V _{SS}	-1 V to 6 V
Short circuit output current for any output	50 mA
Power dissipation	5 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†]Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to V_{SS}.

recommended operating conditions

		MIN	NOM	MAX	UNIT
V _{DD}	Supply voltage	4.5	5	5.5	V
V _{SS}	Supply voltage		0		V
V _{IH}	High-level input voltage	2.4		6.5	V
V _{IL}	Low-level input voltage (see Note 2)	-1		0.8	V
T _A	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TM425_EQ5-12		TM425_EQ5-15		UNIT	
		MIN	TYP [†] MAX	MIN	TYP [†] MAX		
V _{OH}	High-level output voltage	I _{OH} = -5 mA		2.4	V _{DD}	V	
V _{OL}	Low-level output voltage	I _{OL} = 4.2 mA		0	0.4	V	
I _I	Input current (leakage)	V _I = 0 V to 6.5 V, V _{DD} = 5 V, All other pins = 0 V		±10		μA	
I _O	Output current (leakage)	V _O = 0.4 V to 5.5 V, V _{DD} = 5 V, $\overline{\text{CAS}}$ high		±10		μA	
I _{DD1}	Average operating current during read or write cycle	t _C = minimum cycle, All outputs open		325	390	275 340	mA
I _{DD2}	Standby current	After 1 memory cycle, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ high, All outputs open		13	23	13 23	mA
I _{DD3}	Average refresh current	t _C = minimum cycle, $\overline{\text{CAS}}$ high and $\overline{\text{RAS}}$ cycling, All outputs open		225	300	200 265	mA
I _{DD4}	Average page-mode current	t _{C(P)} = minimum cycle, $\overline{\text{RAS}}$ low and $\overline{\text{CAS}}$ cycling, All outputs open		175	240	150 215	mA
I _{DD5}	Average nibble-mode current	t _{C(N)} = minimum cycle, $\overline{\text{RAS}}$ low and $\overline{\text{CAS}}$ cycling, All outputs open		160	220	135 160	mA

[†]All typical values are at T_A = 25°C and nominal supply voltages.

5
Dynamic RAM Modules

TM4256EQ5, TM4257EQ5
262,144 BY 5-BIT DYNAMIC RAM MODULES

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	TM425_EQ5-20			UNIT
			MIN	TYP [†]	MAX	
V _{OH}	High-level output voltage	I _{OH} = -5 mA	2.4	V _{DD}		V
V _{OL}	Low-level output voltage	I _{OL} = 4.2 mA	0	0.4		V
I _I	Input current (leakage)	V _I = 0 V to 6.5 V, V _{DD} = 5 V, All other pins = 0 V			±10	μA
I _O	Output current (leakage)	V _O = 0.4 V to 5.5 V, V _{DD} = 5 V, $\overline{\text{CAS}}$ high			±10	μA
I _{DD1}	Average operating current during read or write cycle	t _c = minimum cycle, All outputs open	225	290		mA
I _{DD2}	Standby current	After 1 memory cycle, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ high, All outputs open	13	23		mA
I _{DD3}	Average refresh current	t _c = minimum cycle, $\overline{\text{CAS}}$ high and $\overline{\text{RAS}}$ cycling, All outputs open	175	240		mA
I _{DD4}	Average page-mode current	t _{c(P)} = minimum cycle, $\overline{\text{RAS}}$ low and $\overline{\text{CAS}}$ cycling, All outputs open	125	175		mA
I _{DD5}	Average nibble-mode current	t _{c(N)} = minimum cycle, $\overline{\text{RAS}}$ low and $\overline{\text{CAS}}$ cycling, All outputs open	110	160		mA

[†]All typical values are at T_A = 25°C and nominal supply voltages.

capacitance over recommended supply voltage range and operating free-air temperature range,
f = 1 MHz

PARAMETER		MIN	MAX	UNIT
C _{i(A)}	Input capacitance, address inputs		35	pF
C _{i(D)}	Input capacitance, data inputs		35	pF
C _{i(RAS)}	Input capacitance, $\overline{\text{RAS}}$ input		40	pF
C _{i(W)}	Input capacitance, $\overline{\text{W}}$ input		40	pF
C _{i(CAS)}	Input capacitance, $\overline{\text{CAS}}$ input		40	pF
C _{o(Q)}	Output capacitance, data outputs		10	pF
C _{o(VDD)}	Decoupling capacitance	0.6		μF

TM4256EQ5, TM4257EQ5
262,144 BY 5-BIT DYNAMIC RAM MODULES

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TM425_EQ5-12		TM425_EQ5-15		UNIT
			MIN	MAX	MIN	MAX	
$t_{a(C)}$ Access time from \overline{CAS}	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{CAC}	60		75		ns
$t_{a(R)}$ Access time from \overline{RAS}	$t_{RLCL} = MAX$, Load = 2 Series 74 TTL gates	t_{RAC}	120		150		ns
$t_{dis(CH)}$ Output disable time after \overline{CAS} high	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{OFF}	0	35	0	35	ns

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TM425_EQ5-20		UNIT
			MIN	MAX	
$t_{a(C)}$ Access time from \overline{CAS}	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{CAC}	100		ns
$t_{a(R)}$ Access time from \overline{RAS}	$t_{RLCL} = MAX$, Load = 2 Series 74 TTL gates	t_{RAC}	200		ns
$t_{dis(CH)}$ Output disable time after \overline{CAS} high	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{OFF}	0	35	ns

TM4256EQ5, TM4257EQ5
262,144 BY 5-BIT DYNAMIC RAM MODULES

timing requirements over recommended supply voltage range and operating free-air temperature range

	ALT. SYMBOL	TM425_EQ5-12		UNIT
		MIN	MAX	
$t_c(P)$ Page-mode cycle time (read or write cycle)	t_{PC}	120		ns
$t_c(PM)$ Page-mode cycle time (read-modify-write cycle)	t_{PCM}	165		ns
$t_c(rd)$ Read cycle time [†]	t_{RC}	230		ns
$t_c(W)$ Write cycle time	t_{WC}	230		ns
$t_c(rdW)$ Read-write/read-modify-write cycle time	t_{RWC}	275		ns
$t_w(CH)P$ Pulse duration, \overline{CAS} high (page mode)	t_{CP}	50		ns
$t_w(CH)$ Pulse duration, \overline{CAS} high (non-page mode)	t_{CPN}	25		ns
$t_w(CL)$ Pulse duration, \overline{CAS} low [‡]	t_{CAS}	60	10,000	ns
$t_w(RH)$ Pulse duration, \overline{RAS} high	t_{RP}	100		ns
$t_w(RL)$ Pulse duration, \overline{RAS} low [§]	t_{RAS}	120	10,000	ns
$t_w(W)$ Write pulse duration	t_{WP}	40		ns
t_t Transition times (rise and fall) for \overline{RAS} and \overline{CAS}	t_T	3	50	ns
$t_{su}(CA)$ Column-address setup time	t_{ASC}	0		ns
$t_{su}(RA)$ Row-address setup time	t_{ASR}	0		ns
$t_{su}(D)$ Data setup time	t_{DS}	0		ns
$t_{su}(rd)$ Read-command setup time	t_{RCS}	0		ns
$t_{su}(WCL)$ Early write-command setup time before \overline{CAS} low	t_{WCS}	0		ns
$t_{su}(WCH)$ Write-command setup time before \overline{CAS} high	t_{CWL}	40		ns
$t_{su}(WRH)$ Write-command setup time before \overline{RAS} high	t_{RWL}	40		ns
$t_h(CLCA)$ Column-address hold time after \overline{CAS} low	t_{CAH}	20		ns
$t_h(RA)$ Row-address hold time	t_{RAH}	15		ns
$t_h(RLCA)$ Column-address hold time after \overline{RAS} low	t_{AR}	80		ns
$t_h(CLD)$ Data hold time after \overline{CAS} low	t_{DHC}	35		ns
$t_h(RLD)$ Data hold time after \overline{RAS} low	t_{DHR}	95		ns
$t_h(WLD)$ Data hold time after \overline{W} low	t_{DHW}	35		ns
$t_h(ICHrd)$ Read-command hold time after \overline{CAS} high	t_{RCH}	0		ns
$t_h(RHrd)$ Read-command hold time after \overline{RAS} high	t_{RRH}	10		ns
$t_h(CLW)$ Write-command hold time after \overline{CAS} low	t_{WCH}	35		ns
$t_h(RLW)$ Write-command hold time after \overline{RAS} low	t_{WCR}	95		ns

Continued next page.

NOTE 3: Timing measurements are referenced to V_{IL} max and V_{IH} min.

[†]All cycle times assume $t_t = 5$ ns.

[‡]In a read-modify-write cycle, t_{CLWL} and $t_{su}(WCH)$ must be observed. Depending on the user's transition times, this may require additional \overline{CAS} low time $t_w(CL)$. This applies to page-mode read-modify-write also.

[§]In a read-modify-write cycle, t_{RLWL} and $t_{su}(WRH)$ must be observed. Depending on the user's transition times, this may require additional \overline{RAS} low time ($t_w(RL)$).

TM4256EQ5, TM4257EQ5
262,144 BY 5-BIT DYNAMIC RAM MODULES

timing requirements over recommended supply voltage range and operating free-air temperature range
(continued)

	ALT. SYMBOL	TMS425_EQ5-12		UNIT
		MIN	MAX	
t _{RLCH} Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ high	t _{CSH}	120		ns
t _{CHRL} Delay time, $\overline{\text{CAS}}$ high to $\overline{\text{RAS}}$ low	t _{CRP}	0		ns
t _{CLRH} Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{RAS}}$ high	t _{RSH}	60		ns
t _{RLCHR} Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ high [†]	t _{CHR}	25		ns
t _{CLRL} Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{RAS}}$ low [†]	t _{CSR}	25		ns
t _{RHCL} Delay time, $\overline{\text{RAS}}$ high to $\overline{\text{CAS}}$ low [†]	t _{RPC}	20		ns
t _{CLWL} Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{W}}$ low (read-modify-write cycle only)	t _{CWD}	60		ns
t _{RLCL} Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ low (maximum value specified only to guarantee access time)	t _{RCD}	30	60	ns
t _{RLWL} Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{W}}$ low (read-modify-write cycle only)	t _{RWD}	120		ns
t _{rf} Refresh time interval	t _{REF}		4	ms

Continued next page.

NOTE 3: Timing measurements are referenced to V_{IL} max and V_{IH} min.

[†]CAS-before-RAS refresh only.

TM4256EQ5, TM4257EQ5
262,144 BY 5-BIT DYNAMIC RAM MODULES

timing requirements over recommended supply voltage range and operating free-air temperature range
(continued)

	ALT. SYMBOL	TM425_EQ5-15		TM425_EQ5-20		UNIT
		MIN	MAX	MIN	MAX	
$t_c(P)$ Page-mode cycle time (read or write cycle)	tPC	145		190		ns
$t_c(PM)$ Page-mode cycle time (read-modify-write cycle)	tPCM	190		245		ns
$t_c(rd)$ Read cycle time [†]	tRC	260		330		ns
$t_c(W)$ Write cycle time	tWC	260		330		ns
$t_c(rdW)$ Read-write/read-modify-write cycle time	tRWC	305		370		ns
$t_w(CHP)$ Pulse duration, \overline{CAS} high (page mode)	tCP	60		80		ns
$t_w(CH)$ Pulse duration, \overline{CAS} high (non-page mode)	tCPN	25		30		ns
$t_w(CL)$ Pulse duration, \overline{CAS} low [‡]	tCAS	75	10,000	100	10,000	ns
$t_w(RH)$ Pulse duration, \overline{RAS} high	tRP	100		120		ns
$t_w(RL)$ Pulse duration, \overline{RAS} low [§]	tRAS	150	10,000	200	10,000	ns
$t_w(W)$ Write pulse duration	tWP	45		55		ns
t_t Transition times (rise and fall) for \overline{RAS} and \overline{CAS}	tT	3	50	3	50	ns
$t_{su}(CA)$ Column-address setup time	tASC	0		0		ns
$t_{su}(RA)$ Row-address setup time	tASR	0		0		ns
$t_{su}(D)$ Data setup time	tDS	0		0		ns
$t_{su}(rd)$ Read-command setup time	tRCS	0		0		ns
$t_{su}(WCL)$ Early write-command setup time before \overline{CAS} low	tWCS	0		0		ns
$t_{su}(WCH)$ Write-command setup time before \overline{CAS} high	tCWL	45		60		ns
$t_{su}(WRH)$ Write-command setup time before \overline{RAS} high	tRWL	45		60		ns
$t_h(CLCA)$ Column-address hold time after \overline{CAS} low	tCAH	25		30		ns
$t_h(RA)$ Row-address hold time	tRAH	15		20		ns
$t_h(RLCA)$ Column-address hold time after \overline{RAS} low	tAR	100		130		ns
$t_h(CLD)$ Data hold time after \overline{CAS} low	tDHC	45		55		ns
$t_h(RLD)$ Data hold time after \overline{RAS} low	tDHR	120		155		ns
$t_h(WLD)$ Data hold time after \overline{W} low	tDHW	45		55		ns
$t_h(CHrd)$ Read-command hold time after \overline{CAS} high	tRCH	0		0		ns
$t_h(RHrd)$ Read-command hold time after \overline{RAS} high	tRRH	10		15		ns
$t_h(CLW)$ Write-command hold time after \overline{CAS} low	tWCH	45		55		ns
$t_h(RLW)$ Write-command hold time after \overline{RAS} low	tWCR	120		155		ns

Continued next page.

NOTE 3: Timing measurements are referenced to V_{IL} max and V_{IH} min.

[†]All cycle times assume $t_t = 5$ ns.

[‡]In a read-modify-write cycle, t_{CLWL} and $t_{su}(WCH)$ must be observed. Depending on the user's transition times, this may require additional \overline{CAS} low time $t_w(CL)$. This applies to page-mode read-modify-write also.

[§]In a read-modify-write cycle, t_{RLWL} and $t_{su}(WRH)$ must be observed. Depending on the user's transition times, this may require additional \overline{RAS} low time ($t_w(RL)$).

TM4256EQ5, TM4257EQ5 262,144 BY 5-BIT DYNAMIC RAM MODULES

timing requirements over recommended supply voltage range and operating free-air temperature range (concluded)

	ALT. SYMBOL	TM425_EQ5-15		TM425_EQ5-20		UNIT
		MIN	MAX	MIN	MAX	
t _{RLCH} Delay time, \overline{RAS} low to \overline{CAS} high	t _{CSH}	150		200		ns
t _{CHRL} Delay time, \overline{CAS} high to \overline{RAS} low	t _{CRP}	0		0		ns
t _{CLRHH} Delay time, \overline{CAS} low to \overline{RAS} high	t _{RSH}	75		100		ns
t _{RLCHR} Delay time, \overline{RAS} low to \overline{CAS} high [†]	t _{CHR}	30		35		ns
t _{CLRL} Delay time, \overline{CAS} low to \overline{RAS} low [†]	t _{CSR}	30		35		ns
t _{RHCL} Delay time, \overline{RAS} high to \overline{CAS} low [†]	t _{RPC}	20		25		ns
t _{CLWL} Delay time, \overline{CAS} low to \overline{W} low (read-modify-write cycle only)	t _{CWD}	70		90		ns
t _{RLCL} Delay time, \overline{RAS} low to \overline{CAS} low (maximum value specified only to guarantee access time)	t _{RCD}	30	75	30	100	ns
t _{RLWL} Delay time, \overline{RAS} low to \overline{W} low (read-modify-write cycle only)	t _{RWD}	145		190		ns
t _{rf} Refresh time interval	t _{REF}		4		4	ms

NOTE 3: Timing measurements are referenced to V_{IL} max and V_{IH} min.

[†]CAS-before-RAS refresh only.

NIBBLE-MODE CYCLE

switching characteristics over recommended supply voltage range and operating free-air temperature range


PARAMETER	ALT. SYMBOL	TM4257EQ5-12		TM4257EQ5-15		TM4257EQ5-20		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t _{a(CN)} Nibble-mode access time from \overline{CAS}	t _{NCAC}	30		40		50		ns

timing requirements over recommended supply voltage range and operating free-air temperature range

	ALT. SYMBOL	TM4257EQ5-12		TM4257EQ5-15		TM4257EQ5-20		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t _{c(N)} Nibble-mode cycle time	t _{NC}	60		75		90		ns
t _{c(rdWN)} Nibble-mode read-modify-write cycle time	t _{NRMW}	85		105		130		
t _{CLRHN} Nibble-mode delay time, \overline{CAS} low to \overline{RAS} high	t _{NRSH}	30		40		50		
t _{CLWLN} Nibble-mode delay time, \overline{CAS} to \overline{W} delay	t _{NCWD}	25		30		40		
t _{w(CLN)} Nibble-mode pulse duration, \overline{CAS} low	t _{NCAS}	30		40		50		
t _{w(CHN)} Nibble-mode pulse duration, \overline{CAS} high	t _{NCP}	20		25		30		
t _{w(CRWN)} Nibble-mode read-modify-write pulse duration, \overline{CAS} low	t _{NCRW}	55		70		90		
t _{su(WCHN)} Nibble-mode write command setup time before \overline{CAS} high	t _{NCWL}	25		35		45		


Dynamic RAM Modules 5

early write cycle timing




TM4256EQ5, TM4257EQ5
262,144 BY 5-BIT DYNAMIC RAM MODULES

write cycle timing




†The enable time (t_{on}) for a write cycle is equal in duration to the access time from CAS ($t_{a(C)}$) in a read cycle; but the active levels at the output are invalid.


read-write/read-modify-write cycle timing




page-mode read cycle timing



NOTE 4: A write cycle or a read-modify-write cycle can be intermixed with read cycles as long as the write and read-modify write timing specifications are not violated.




NOTE 5: A read cycle or a read-modify-write cycle can be intermixed with write cycles as long as read and read-modify-write timing specifications are not violated.




NOTE 6: A read or a write cycle can be intermixed with read-modify-write cycles as long as the read and write timing specifications are not violated.


nibble-mode read cycle timing



nibble-mode write cycle timing




nibble-mode read-modify-write-cycle timing




TM4256EQ5, TM4257EQ5
262,144 BY 4-BIT DYNAMIC RAM MODULES

RAS-only refresh cycle timing



5


hidden refresh cycle timing




Dynamic RAM Modules

TM4256EQ5, TM4257EQ5
262,144 BY 5-BIT DYNAMIC RAM MODULES

automatic ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$) refresh cycle timing



T1 single-in-line package nomenclature



TM4256FC1, TM4257FC1 1,048,576 BY 1-BIT DYNAMIC RAM MODULES


OCTOBER 1985 — REVISED NOVEMBER 1985

- 1,048,576 X 1 Organization
- Single 5-V Supply (10% Tolerance)
- 22-Pin Single-in-Line Package (SIP)
- Utilizes Four 256K Dynamic RAMs in Plastic Chip Carrier
- Long Refresh Period . . . 4 ms (256 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Outputs
- Performance Range:

	ACCESS TIME ROW ADDRESS (MAX)	ACCESS TIME COLUMN ADDRESS (MAX)	READ OR WRITE CYCLE (MIN)	READ- MODIFY- WRITE CYCLE (MIN)
TM425_FC1-12	120 ns	60 ns	230 ns	275 ns
TM425_FC1-15	150 ns	75 ns	260 ns	305 ns
TM425_FC1-20	200 ns	100 ns	330 ns	370 ns

- Common $\overline{\text{CAS}}$ Control with Separate Data Input and Output Lines
- Operating Free-Air Temperature . . . 0°C to 70°C

C SINGLE-IN-LINE PACKAGE
(TOP VIEW)



description

The TM425_FC1 series are 1024K, dynamic random-access memory modules organized as 1,048,576 × 1 bit in a 22-pin single-in-line package comprising four TMS425_FML, 262,144 × 1 bit dynamic RAM's in 18-lead plastic chip carriers mounted on top of a substrate together with decoupling capacitors mounted beneath the chip carriers. The onboard capacitors eliminate the need for bypassing on the motherboard and offer superior performance

over equivalent leaded capacitors due to reduced lead inductance. Also, with 0.3 inch board spacing the TM425_FC1 has a density of ten devices per square inch (approximately 4X the density of DIPs). With the elimination of bypass capacitors on the motherboard, reduced PC board size, and fewer plated-through holes, a cost savings can be realized.

The TM425_FC1 features $\overline{\text{RAS}}$ access times of 120 ns, 150 ns, and 200 ns maximum. Power dissipation as low as 225 mW typical operating and 50 mW typical standby.

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with RAS in order to retain data. CAS can remain high during the refresh sequence to conserve power.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address lines and data in are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TM425_FC1 is rated for operation from 0°C to 70°C.

PIN NOMENCLATURE	
A0-A8	Address Inputs
$\overline{\text{CAS}}$	Column-Address Strobe
D	Data Input
NC	No Connection
Q	Data Output
$\overline{\text{RAS1}}-\overline{\text{RAS4}}$	Row-Address Strobes
VDD	5-V Supply
VSS	Ground
W	Write Enable

5

Dynamic RAM Modules

TM4256FC1, TM4257FC1

1,048,576 BY 1-BIT DYNAMIC RAM MODULES

operation

address (A0 through A8)

Eighteen address bits are required to decode 1 of 262,144 storage cell locations on each of the four chips. Nine row-address bits are set up on pins A0 through A8 and latched onto the chip by the row-address strobes ($\overline{\text{RAS1}}$ - $\overline{\text{RAS4}}$). Then the nine column-address bits are set up on pins A0 through A8 and latched onto the chip by the column-address strobe. All addresses must be stable on or before the falling edges of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$. $\overline{\text{RAS}}$ is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. $\overline{\text{CAS}}$ is used as a chip select activating the column decoder and the input and output buffers.

write enable ($\overline{\text{W}}$)

The read or write mode is selected through the write-enable ($\overline{\text{W}}$) input. A logic high on the $\overline{\text{W}}$ input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data inputs are disabled when the read mode is selected. When $\overline{\text{W}}$ goes low prior to $\overline{\text{CAS}}$, the data outs will remain in the high-impedance state for the entire cycle permitting common I/O operation.

data in (D)

Data is written during a write cycle. The falling edge of $\overline{\text{CAS}}$ or $\overline{\text{W}}$ strobes data into the on-chip data latches. These latches can be driven from standard TTL circuits without a pull-up resistor. In the early write cycle, $\overline{\text{W}}$ is brought low prior to $\overline{\text{CAS}}$ and the data is strobed in by $\overline{\text{CAS}}$ with setup and hold times referenced to this signal.

data out (Q)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until $\overline{\text{CAS}}$ is brought low. In a read cycle the output goes active after the access time interval $t_{a(C)}$ that begins with the negative transition of $\overline{\text{CAS}}$ as long as $t_{a(R)}$ is satisfied. The output becomes valid after the access time has elapsed and remains valid while $\overline{\text{CAS}}$ is low. $\overline{\text{CAS}}$ going high returns it to a high-impedance state. In the early write cycle, the output is always in the high-impedance state.

refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffers are in the high-impedance state unless $\overline{\text{CAS}}$ is applied, the $\overline{\text{RAS}}$ -only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with $\overline{\text{RAS}}$ causes all bits in each row to be refreshed. $\overline{\text{CAS}}$ can remain high (inactive) for this refresh sequence to conserve power. All four devices may be refreshed together by enabling $\overline{\text{RAS1}}$ - $\overline{\text{RAS4}}$ simultaneously.

$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh

The $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh is utilized by bringing $\overline{\text{CAS}}$ low earlier than $\overline{\text{RAS}}$ (see parameter t_{CLRL}) and holding it low after $\overline{\text{RAS}}$ falls (see parameter t_{RLCHR}). For successive $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycles, $\overline{\text{CAS}}$ can remain low while cycling $\overline{\text{RAS}}$. The external address is ignored and the refresh address is generated internally.

hidden refresh


Hidden refresh may be performed while maintaining valid data at the output pin. This is accomplished by holding $\overline{\text{CAS}}$ at V_{IL} after a read operation and cycling $\overline{\text{RAS}}$ after a specified precharge period, similar to a "RAS-only" refresh cycle. The external address is also ignored during the hidden refresh cycles.

page mode (TM4256FC1)

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the module. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated.

nibble mode (TM4257FC1)

Nibble-mode operation allows high-speed serial read, write, or read-modify-write access of 1 to 4 bits of data. The first bit is accessed in the normal manner with read data coming out at $t_a(C)$ time. The next sequential nibble bits can be read or written by cycling \overline{CAS} while \overline{RAS} remains low. The first bit is determined by the row and column addresses, which need to be supplied only for the first access. Column A8 and row A8 (CA8, RA8) provide the two binary bits for initial selection of the nibble addresses. Thereafter, the falling edge of \overline{CAS} will access the next bit of the circular 4-bit nibble in the following sequence:



In nibble-mode, all normal memory operations (read, write, or ready-modify-write) may be performed in any desired combination.

power up


To achieve proper operation, an initial pause of 200 μ s is required after power up followed by a minimum of eight initialization cycles.

single-in-line package and components

- PC substrate: 0,79 mm (0.031 inch) minimum thickness
- Bypass capacitors: Multilayer ceramic
- Leads: Tin/lead solder coated over phosphor-bronze

TM4256FC1, TM4257FC1
1,048,576 BY 1-BIT DYNAMIC RAM MODULES


logic symbol†



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

TM4256FC1, TM4257FC1
1,048,576 BY 1-BIT DYNAMIC RAM MODULES

functional block diagram



TM4256FC1, TM4257FC1
1,048,576 BY 1-BIT DYNAMIC RAM MODULES

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Voltage range for any pin except V _{DD} and data out (see Note 1)	-1.5 V to 10 V
Voltage range on V _{DD} supply and data out with respect to V _{SS}	-1 V to 7 V
Short circuit output current for any output	50 mA
Power dissipation	4 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†]Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to V_{SS}.

recommended operating conditions

		MIN	NOM	MAX	UNIT
V _{DD}	Supply voltage	4.5	5	5.5	V
V _{SS}	Supply voltage		0		V
V _{IH}	High-level input voltage	2.4		6.5	V
V _{IL}	Low-level input voltage (see Note 2)	-1		0.8	V
T _A	Operating free-air temperature		0	70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TM425_FC1-12		TM425_FC1-15		UNIT	
		MIN	TYP [†] MAX	MIN	TYP [†] MAX		
V _{OH}	High-level output voltage	I _{OH} = -5 mA	2.4	V _{DD}	2.4	V _{DD}	V
V _{OL}	Low-level output voltage	I _{OL} = 4.2 mA	0	0.4	0	0.4	V
I _I	Input current (leakage)	V _I = 0 V to 6.5 V, V _{DD} = 5 V, All other pins = 0 V		±10		±10	µA
I _O	Output current (leakage)	V _O = 0.4 V to 5.5 V, V _{DD} = 5 V, $\overline{\text{CAS}}$ high		±10		±10	µA
I _{DD1}	Average operating current during read or write cycle	t _C = minimum cycle, Output open [‡]	65	78	55	68	mA
I _{DD2}	Standby current	After 1 memory cycle, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ high, Output open	10	18	10	18	mA
I _{DD3}	Average refresh current	t _C = minimum cycle, $\overline{\text{CAS}}$ high and $\overline{\text{RAS}}$ cycling, Output open	180	240	160	212	mA
I _{DD4}	Average page-mode current	t _{C(P)} = minimum cycle, $\overline{\text{RAS}}$ low and $\overline{\text{CAS}}$ cycling, Output open [‡]	35	48	30	43	mA
I _{DD5}	Average nibble-mode current	t _{C(N)} = minimum cycle, $\overline{\text{RAS}}$ low and $\overline{\text{CAS}}$ cycling, Output open [‡]	32	44	27	39	mA

[†]All typical values are at T_A = 25°C and nominal supply voltages.

[‡]Assuming standard operation of one device access.

TM4256FC1, TM4257FC1
1,048,576 BY 1-BIT DYNAMIC RAM MODULES

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TM425_FC1-20			UNIT
		MIN	TYP†	MAX	
V _{OH}	High-level output voltage	I _{OH} = -5 mA			V
V _{OL}	Low-level output voltage	I _{OL} = 4.2 mA			V
I _I	Input current (leakage)	V _I = 0 V to 6.5 V, V _{DD} = 5 V, All other pins = 0 V			μA
I _O	Output current (leakage)	V _O = 0.4 V to 5.5 V V _{DD} = 5 V, $\overline{\text{CAS}}$ high			μA
I _{DD1}	Average operating current during read or write cycle	t _c = minimum cycle, Output open‡			mA
I _{DD2}	Standby current	After 1 memory cycle, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ high, Output open			mA
I _{DD3}	Average refresh current	t _c = minimum cycle, $\overline{\text{CAS}}$ high and $\overline{\text{RAS}}$ cycling, Output open			mA
I _{DD4}	Average page-mode current	t _c (P) = minimum cycle, $\overline{\text{RAS}}$ low and $\overline{\text{CAS}}$ cycling, Output open‡			mA
I _{DD5}	Average nibble-mode current	t _c (N) = minimum cycle, $\overline{\text{RAS}}$ low and $\overline{\text{CAS}}$ cycling, Output open‡			mA

†All typical values are at T_A = 25°C and nominal supply voltages.

‡Assuming standard operation of one device access.

capacitance over recommended supply voltage range and operating free-air temperature range,
f = 1 MHz

PARAMETER	MIN	MAX	UNIT
C _i (A)	Input capacitance, address inputs		28 pF
C _i (D)	Input capacitance, data inputs		28 pF
C _i (RAS)	Input capacitance, $\overline{\text{RAS}}$ inputs		8 pF
C _i (W)	Input capacitance, $\overline{\text{W}}$ input		32 pF
C _i (CAS)	Input capacitance, $\overline{\text{CAS}}$ input		32 pF
C _o (Q)	Output capacitance, data output		40 pF
C _o (VDD)	Decoupling capacitance		0.4 μF

TM4256FC1, TM4257FC1
1,048,576 BY 1-BIT DYNAMIC RAM MODULES

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TM425_FC1-12		TM425_FC1-15		UNIT
			MIN	MAX	MIN	MAX	
$t_{a(C)}$ Access time from \overline{CAS}	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{CAC}	60		75		ns
$t_{a(R)}$ Access time from \overline{RAS}	$t_{RLCL} = MAX$, Load = 2 Series 74 TTL gates	t_{RAC}	120		150		ns
$t_{dis(CH)}$ Output disable time after \overline{CAS} high	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{OFF}	0	30	0	30	ns

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TM425_FC1-20		UNIT
			MIN	MAX	
$t_{a(C)}$ Access time from \overline{CAS}	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{CAC}	100		ns
$t_{a(R)}$ Access time from \overline{RAS}	$t_{RLCL} = MAX$, Load = 2 Series 74 TTL gates	t_{RAC}	200		ns
$t_{dis(CH)}$ Output disable time after \overline{CAS} high	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{OFF}	0	35	ns

5

Dynamic RAM Modules

TM4256FC1, TM4257FC1 1,048,576 BY 1-BIT DYNAMIC RAM MODULES

timing requirements over recommended supply voltage range and operating free-air temperature range

	ALT. SYMBOL	TM425_FC1-12		UNIT
		MIN	MAX	
$t_c(P)$ Page-mode cycle time (read or write cycle)	t_{PC}	120		ns
$t_c(PM)$ Page-mode cycle time (read-modify-write cycle)	t_{PCM}	165		ns
$t_c(rd)$ Read cycle time [†]	t_{RC}	230		ns
$t_c(W)$ Write cycle time	t_{WC}	230		ns
$t_c(rdW)$ Read-write/read-modify-write cycle time	t_{RWC}	275		ns
$t_w(CH)P$ Pulse duration, \overline{CAS} high (page mode)	t_{CP}	50		ns
$t_w(CH)$ Pulse duration, \overline{CAS} high (non-page mode)	t_{CPN}	25		ns
$t_w(CL)$ Pulse duration, \overline{CAS} low [‡]	t_{CAS}	60	10,000	ns
$t_w(RH)$ Pulse duration, \overline{RAS} high	t_{RP}	100		ns
$t_w(RL)$ Pulse duration, \overline{RAS} low [§]	t_{RAS}	120	10,000	ns
$t_w(W)$ Write pulse duration	t_{WP}	40		ns
t_t Transition times (rise and fall) for \overline{RAS} and \overline{CAS}	t_T	3	50	ns
$t_{su}(CA)$ Column-address setup time	t_{ASC}	0		ns
$t_{su}(RA)$ Row-address setup time	t_{ASR}	0		ns
$t_{su}(D)$ Data setup time	t_{DS}	0		ns
$t_{su}(rd)$ Read-command setup time	t_{RCS}	0		ns
$t_{su}(WCL)$ Early write-command setup time before \overline{CAS} low	t_{WCS}	0		ns
$t_{su}(WCH)$ Write-command setup time before \overline{CAS} high	t_{CWL}	40		ns
$t_{su}(WRH)$ Write-command setup time before \overline{RAS} high	t_{RWL}	40		ns
$t_h(CLCA)$ Column-address hold time after \overline{CAS} low	t_{CAH}	20		ns
$t_h(RA)$ Row-address hold time	t_{RAH}	15		ns
$t_h(RLCA)$ Column-address hold time after \overline{RAS} low	t_{AR}	80		ns
$t_h(CLD)$ Data hold time after \overline{CAS} low	t_{DH}	35		ns
$t_h(RLD)$ Data hold time after \overline{RAS} low	t_{DHR}	95		ns
$t_h(WLD)$ Data hold time after \overline{W} low	t_{DH}	35		ns
$t_h(CHrd)$ Read-command hold time after \overline{CAS} high	t_{RCH}	0		ns
$t_h(RHrd)$ Read-command hold time after \overline{RAS} high	t_{RRH}	10		ns
$t_h(CLW)$ Write-command hold time after \overline{CAS} low	t_{WCH}	35		ns
$t_h(RLW)$ Write-command hold time after \overline{RAS} low	t_{WCR}	95		ns

Continued next page.

NOTE 3: Timing measurements are referenced to V_{IL} max and V_{IH} min.

[†]All cycle times assume $t_t = 5$ ns.

[‡]In a read-modify-write cycle, t_{CLWL} and $t_{su}(WCH)$ must be observed. Depending on the user's transition times, this may require additional \overline{CAS} low time $t_w(CL)$. This applies to page-mode read-modify-write also.

[§]In a read-modify-write cycle, t_{RLWL} and $t_{su}(WRH)$ must be observed. Depending on the user's transition times, this may require additional \overline{RAS} low time $t_w(RL)$.

TM4256FC1, TM4257FC1
1,048,576 BY 1-BIT DYNAMIC RAM MODULES

timing requirements over recommended supply voltage range and operating free-air temperature range
 (continued)

	ALT. SYMBOL	TM425_FC1-12		UNIT
		MIN	MAX	
t _{RLCH} Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ high	t _{CSH}	120		ns
t _{CHRL} Delay time, $\overline{\text{CAS}}$ high to $\overline{\text{RAS}}$ low	t _{CRP}	0		ns
t _{CLRH} Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{RAS}}$ high	t _{RSH}	60		ns
t _{RLCHR} Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ high ¹	t _{CHR}	25		ns
t _{CLRL} Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{RAS}}$ low ¹	t _{CSR}	25		ns
t _{RHCL} Delay time, $\overline{\text{RAS}}$ high to $\overline{\text{CAS}}$ low ¹	t _{RPC}	20		ns
t _{CLWL} Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{W}}$ low (read-modify-write cycle only)	t _{CWD}	60		ns
t _{RLCL} Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ low (maximum value specified only to guarantee access time)	t _{RCD}	30	60	ns
t _{RLWL} Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{W}}$ low (read-modify-write cycle only)	t _{RWD}	120		ns
t _{rf} Refresh time interval	t _{REF}		4	ms

Continued next page.

NOTE 3: Timing measurements are referenced to V_{IL} max and V_{IH} min.

¹CAS-before-RAS refresh only.

5

Dynamic RAM Modules

TM4256FC1, TM4257FC1
1,048,576 BY 1-BIT DYNAMIC RAM MODULES

timing requirements over recommended supply voltage range and operating free-air temperature range (continued)

	ALT. SYMBOL	TM425_FC1-15		TM425_FC1-20		UNIT	
		MIN	MAX	MIN	MAX		
t _{c(P)}	Page-mode cycle time (read or write cycle)	t _{PC}	145	190		ns	
t _{c(PM)}	Page-mode cycle time (read-modify-write cycle)	t _{PCM}	190	245		ns	
t _{c(rd)}	Read cycle time [†]	t _{RC}	260	330		ns	
t _{c(W)}	Write cycle time	t _{WC}	260	330		ns	
t _{c(rdW)}	Read-write/read-modify-write cycle time	t _{RWC}	305	370		ns	
t _{w(CH)P}	Pulse duration, $\overline{\text{CAS}}$ high (page mode)	t _{CP}	60	80		ns	
t _{w(CH)}	Pulse duration, $\overline{\text{CAS}}$ high (non-page mode)	t _{CPN}	25	30		ns	
t _{w(CL)}	Pulse duration, $\overline{\text{CAS}}$ low [‡]	t _{CAS}	75	10,000	100	10,000	ns
t _{w(RH)}	Pulse duration, $\overline{\text{RAS}}$ high	t _{RP}	100	120		ns	
t _{w(RL)}	Pulse duration, $\overline{\text{RAS}}$ low [§]	t _{RAS}	150	10,000	200	10,000	ns
t _{w(W)}	Write pulse duration	t _{WP}	45	55		ns	
t _t	Transition times (rise and fall) for $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$	t _T	3	50	3	50	ns
t _{su(CA)}	Column-address setup time	t _{ASC}	0	0		ns	
t _{su(RA)}	Row-address setup time	t _{ASR}	0	0		ns	
t _{su(D)}	Data setup time	t _{DS}	0	0		ns	
t _{su(rd)}	Read-command setup time	t _{RCS}	0	0		ns	
t _{su(WCL)}	Early write-command setup time before $\overline{\text{CAS}}$ low	t _{WCS}	0	0		ns	
t _{su(WCH)}	Write-command setup time before $\overline{\text{CAS}}$ high	t _{CWL}	45	60		ns	
t _{su(WRH)}	Write-command setup time before $\overline{\text{RAS}}$ high	t _{RWL}	45	60		ns	
t _{h(CLCA)}	Column-address hold time after $\overline{\text{CAS}}$ low	t _{CAH}	25	30		ns	
t _{h(RA)}	Row-address hold time	t _{RAH}	15	20		ns	
t _{h(RLCA)}	Column-address hold time after $\overline{\text{RAS}}$ low	t _{AR}	100	130		ns	
t _{h(CLD)}	Data hold time after $\overline{\text{CAS}}$ low	t _{DH}	45	55		ns	
t _{h(RLD)}	Data hold time after $\overline{\text{RAS}}$ low	t _{DHR}	120	155		ns	
t _{h(WLD)}	Data hold time after $\overline{\text{W}}$ low	t _{DH}	45	55		ns	
t _{h(CHrd)}	Read-command hold time after $\overline{\text{CAS}}$ high	t _{RCH}	0	0		ns	
t _{h(RHrd)}	Read-command hold time after $\overline{\text{RAS}}$ high	t _{RRH}	10	15		ns	
t _{h(CLW)}	Write-command hold time after $\overline{\text{CAS}}$ low	t _{WCH}	45	55		ns	
t _{h(RLW)}	Write-command hold time after $\overline{\text{RAS}}$ low	t _{WCR}	120	155		ns	

Continued next page

NOTE 3: Timing measurements are referenced to V_{IL} max and V_{IH} min.

[†]All cycle times assume t_t = 5 ns.

[‡]In a read-modify-write cycle, t_{CLWL} and t_{su(WCH)} must be observed. Depending on the user's transition times, this may require additional $\overline{\text{CAS}}$ low time t_{w(CL)}. This applies to page-mode read-modify-write also.

[§]In a read-modify-write cycle, t_{RLWL} and t_{su(WRH)} must be observed. Depending on the user's transition times, this may require additional $\overline{\text{RAS}}$ low time (t_{w(RL)}).

TM4256FC1, TM4257FC1
1,048,576 BY 1-BIT DYNAMIC RAM MODULES

timing requirements over recommended supply voltage range and operating free-air temperature range (concluded)

	ALT. SYMBOL	TM425_FC1-15		TM425_FC1-20		UNIT
		MIN	MAX	MIN	MAX	
t _{RLCH} Delay time, \overline{RAS} low to \overline{CAS} high	t _{CSH}	150		200		ns
t _{CHRL} Delay time, \overline{CAS} high to \overline{RAS} low	t _{CRP}	0		0		ns
t _{CLRHR} Delay time, \overline{CAS} low to \overline{RAS} high	t _{RSH}	75		100		ns
t _{RLCHR} Delay time, \overline{RAS} low to \overline{CAS} high [†]	t _{CHR}	30		35		ns
t _{CLRL} Delay time, \overline{CAS} low to \overline{RAS} low [†]	t _{CSR}	30		35		ns
t _{RHCL} Delay time, \overline{RAS} high to \overline{CAS} low [†]	t _{RPC}	20		25		ns
t _{CLWL} Delay time, \overline{CAS} low to \overline{W} low (read-modify-write cycle only)	t _{CWD}	70		90		ns
t _{RLCL} Delay time, \overline{RAS} low to \overline{CAS} low (maximum value specified only to guarantee access time)	t _{RCD}	30	75	30	100	ns
t _{RLWL} Delay time, \overline{RAS} low to \overline{W} low (read-modify-write cycle only)	t _{RWD}	145		190		ns
t _{rf} Refresh time interval	t _{REF}		4		4	ms

NOTE 3: Timing measurements are referenced to V_{IL} max and V_{IH} min.
[†]CAS-before-RAS refresh only.

NIBBLE-MODE CYCLE

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER	ALT. SYMBOL	TM4257FC1-12		TM4257FC1-15		TM4257FC1-20		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t _{a(CN)} Nibble-mode access time from \overline{CAS}	t _{NCAC}	30		40		50		ns

timing requirements over recommended supply voltage range and operating free-air temperature range

	ALT. SYMBOL	TM4257FC1-12		TM4257FC1-15		TM4257FC1-20		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t _{c(N)} Nibble-mode cycle time	t _{NC}	60		75		90		ns
t _{c(rdWN)} Nibble-mode read-modify-write cycle time	t _{NRMW}	85		105		130		
t _{CLRHN} Nibble-mode delay time, \overline{CAS} low to \overline{RAS} high	t _{NRSH}	30		40		50		
t _{CLWLN} Nibble-mode delay time, \overline{CAS} to \overline{W} delay	t _{NCWD}	25		30		40		
t _{w(CLN)} Nibble-mode pulse duration, \overline{CAS} low	t _{NCAS}	30		40		50		
t _{w(CHN)} Nibble-mode pulse duration, \overline{CAS} high	t _{NCP}	20		25		30		
t _{w(CRWN)} Nibble-mode read-modify-write pulse duration, \overline{CAS} low	t _{NCRW}	55		70		90		
t _{su(WCHN)} Nibble-mode write command setup time before \overline{CAS} high	t _{NCWL}	25		35		45		

5 Dynamic RAM Modules

PARAMETER MEASUREMENT INFORMATION





FIGURE 1. LOAD CIRCUIT


read cycle timing




5
Dynamic RAM Modules

TM4256FC1, TM4257FC1
 1,048,576 BY 1-BIT DYNAMIC RAM MODULES

early write cycle timing




write cycle timing




†The enable time (t_{en}) for a write cycle is equal in duration to the access time from \overline{CAS} ($t_a(C)$) in a read cycle; but the active levels at the output are invalid.

TM4256FC1, TM4257FC1
 1,048,576 BY 1-BIT DYNAMIC RAM MODULES


read-write/read-modify-write cycle timing






NOTE 5: A read cycle can be intermixed with write cycles as long as read timing specifications are not violated.

page-mode read-modify-write cycle timing




NOTE 6: A read or a write cycle can be intermixed with read-modify-write cycles as long as the read and write timing specifications are not violated.

nibble-mode read cycle timing




nibble-mode write cycle timing




TM4257FC1
1,048,576 BY 1-BIT DYNAMIC RAM MODULE


nibble-mode read-modify-write-cycle timing



RAS-only refresh cycle timing




hidden refresh cycle timing



TM4256FC1, TM4257FC1
1,048,576 BY 1-BIT DYNAMIC RAM MODULES


automatic ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$) refresh cycle timing



5

Dynamic RAM Modules

TI single-in-line package nomenclature




OCTOBER 1985 — REVISED NOVEMBER 1985

- 262,144 X 8 Organization
- Single 5-V Supply (10% Tolerance)
- 30-Pin Single-in-Line Package (SIP)
 - Pinned Module for Through-Hole Insertion (TM425_FL8)
 - Leadless Module for Use with Sockets (TM425_GU8)
- Utilizes Eight 256K Dynamic RAMs in Plastic Chip Carrier
- Long Refresh Period . . . 4 ms (256 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Outputs
- Performance Ranges:

	ACCESS TIME ROW ADDRESS (MAX)	ACCESS TIME COLUMN ADDRESS (MAX)	READ OR WRITE CYCLE (MIN)
TM425___8-12	120 ns	60 ns	230 ns
TM425___8-15	150 ns	75 ns	260 ns
TM425___8-20	200 ns	100 ns	330 ns

- Common $\overline{\text{CAS}}$ Control for Eight Common Data-In and Data-Out Lines
- Low Power Dissipation
- Operating Free-Air Temperature . . . 0°C to 70°C
- Downward Compatible with 64K X 8 SIP (TM4164FL8, TM4164FM8)

TM425_FL8 . . . L SINGLE-IN-LINE PACKAGE
(TOP VIEW)



5
Dynamic RAM Modules

description

The TM425___8 series are 2048K, dynamic random-access memory modules organized as 262,144×8 bits in a 30-pin single-in-line package comprising eight TMS425_FML, 262,144×1 bit dynamic RAM's in 18-lead plastic chip carriers mounted on top of a substrate together with decoupling capacitors mounted beneath the chip carriers. The onboard capacitors eliminate the need for bypassing on the motherboard and offer superior performance over equivalent leaded capacitors due to reduced lead inductance. Also, with 0.3 inch board spacing the TM425___8 has a density of ten devices per square inch (approximately 4X the density of DIPs). With the elimination of bypass capacitors on the motherboard, reduced PC

PIN NOMENCLATURE TM425_FL8	
A0-A8	Address Inputs
$\overline{\text{CAS}}$	Column-Address Strobe
DQ1-DQ8	Data In/Data Out
NC	No Connection
$\overline{\text{RAS}}$	Row-Address Strobe
VDD	5-V Supply
VSS	Ground
$\overline{\text{W}}$	Write Enable

TM4256FL8, TM4256GU8, TM4257FL8, TM4257GU8 262,144 BY 8-BIT DYNAMIC RAM MODULES

board size, and fewer plated-through holes, a cost savings can be realized.

The TM425___8 features $\overline{\text{RAS}}$ access times of 120 ns, 150 ns, and 200 ns maximum. Power dissipation as low as 2200 mW typical operating and 100 mW typical standby for 200 ns devices.

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with $\overline{\text{RAS}}$ in order to retain data. $\overline{\text{CAS}}$ can remain high during the refresh sequence to conserve power.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address lines and data in are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TM425___8 is rated for operation from 0°C to 70°C.

presence detect


This feature is included on the TM425_GU8 to allow for hardware presence detection of the memory module. The PRD pin for each module in the system should be pulled high through a pull-up resistor, resulting in a logic one when no module is present. When a module is present, PRD is a logic zero as this pin is connected to VSS on the module. PRD can only be used to detect a modules' presence, not its functionality. In a system not requiring presence detect, it is recommended that this pin be left as a no connect; this allows the use of either type of module without adverse effects.

operation

address (A0 through A8)

Eighteen address bits are required to decode 1 of 262,144 storage cell locations on each of the eight chips. Nine row-address bits are set up on pins A0 through A8 and latched onto the chip by the row-address strobe ($\overline{\text{RAS}}$). Then the nine column-address bits are set up on pins A0 through A8 and latched onto the chip by the column-address strobes. All addresses must be stable on or before the falling edges of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$. RAS is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. CAS is used as a chip select activating the column decoder and the input and output buffers for M1-M8.

TM425_GU8 . . . U SINGLE-IN-LINE PACKAGE
(TOP VIEW)



PIN NOMENCLATURE TM425_GU8	
A0-A8	Address Inputs
$\overline{\text{CAS}}$	Column-Address Strobe
DQ1-DQ8	Data In/Data Out
NC	No Connection
$\overline{\text{PRD}}$	Presence Detect (V_{SS})
$\overline{\text{RAS}}$	Row-Address Strobe
VDD	5-V Supply
VSS	Ground
$\overline{\text{W}}$	Write Enable

write enable (\overline{W})

The read or write mode is selected through the write-enable (\overline{W}) input. A logic high on the \overline{W} input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data inputs are disabled when the read mode is selected. The common I/O feature of the TM425___8 dictates the use of early write cycles to prevent contention on DQ. When \overline{W} goes low prior to \overline{CAS} , the data outs will remain in the high-impedance state for the entire cycle permitting common I/O operation.

data in (DQ1-DQ8)

Data is written during a write cycle. The falling edge of \overline{CAS} strobes data into the on-chip data latches. These latches can be driven from standard TTL circuits without a pull-up resistor. In the early write cycle, \overline{W} is brought low prior to \overline{CAS} and the data is strobed in by \overline{CAS} with setup and hold times referenced to this signal.

data out (DQ1-DQ8)

The three-state output buffers provide direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TTL loads for each output. Data out is the same polarity as data in. The outputs are in the high-impedance (floating) state until \overline{CAS} is brought low. In a read cycle the outputs go active after the access time interval $t_{a(C)}$ that begins with the negative transition of \overline{CAS} as long as $t_{a(R)}$ is satisfied. The outputs become valid after the access time has elapsed and remains valid while \overline{CAS} is low; \overline{CAS} going high returns it to a high-impedance state. In the early write cycle, the outputs are always in the high-impedance state, a necessity due to the common I/O feature of the TM425___8.

refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffers are in the high-impedance state unless \overline{CAS} is applied, the \overline{RAS} -only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with \overline{RAS} causes all bits in each row to be refreshed. \overline{CAS} can remain high (inactive) for this refresh sequence to conserve power.

\overline{CAS} -before- \overline{RAS} refresh

The \overline{CAS} -before- \overline{RAS} refresh is utilized by bringing \overline{CAS} low earlier than \overline{RAS} (see parameter t_{CLRL}) and holding it low after \overline{RAS} falls (see parameter t_{RLCHR}). For successive \overline{CAS} -before- \overline{RAS} refresh cycles, \overline{CAS} can remain low while cycling \overline{RAS} . The external address is ignored and the refresh address is generated internally.

hidden refresh

Hidden refresh may be performed while maintaining valid data at the output pin. This is accomplished by holding \overline{CAS} at V_{IL} after a read operation and cycling \overline{RAS} after a specified precharge period, similar to a "RAS-only" refresh cycle. The external address is also ignored during the hidden refresh cycles.

page-mode (TM4256___8)

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the module. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated.

TM4256FL8, TM4256GU8, TM4257FL8, TM4257GU8 262,144 BY 8-BIT DYNAMIC RAM MODULES

nibble mode (TM4257__8)

Nibble-mode operation allows high-speed serial read, write, or read-modify-write access of 1 to 4 bits of data. The first bit is accessed in the normal manner with read data coming out at $t_{A(C)}$ time. The next sequential nibble bits can be read or written by cycling $\overline{\text{CAS}}$ while $\overline{\text{RAS}}$ remains low. The first bit is determined by the row and column addresses, which need to be supplied only for the first access. Column A8 and row A8 (CA8, RA8) provide the two binary bits for initial selection of the nibble addresses. Thereafter, the falling edge of $\overline{\text{CAS}}$ will access the next bit of the circular 4-bit nibble in the following sequence:



In nibble-mode, all normal memory operations (read, write, or ready-modify-write) may be performed in any desired combination.

power up

To achieve proper operation, an initial pause of 200 μs is required after power up followed by a minimum of eight initialization cycles.

5

single-in-line package and components


PC substrate: 0,79 mm (0.031 inch) minimum thickness

Bypass capacitors: Multilayer ceramic

Leads: Tin/lead solder coated over phosphor-bronze

Contact area for socketable devices: Nickel plate and solder plate on top of copper


logic symbol†



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

TM4256FL8, TM4256GU8, TM4257FL8, TM4257GU8
262,144 BY 8-BIT DYNAMIC RAM MODULES

functional block diagram



†TM425_GU8 only.

TM4256FL8, TM4256GU8, TM4257FL8, TM4257GU8 262,144 BY 8-BIT DYNAMIC RAM MODULES

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Voltage range for any pin except V _{DD} and data out (see Note 1)	-1.5 V to 10 V
Voltage range on V _{DD} supply and data out with respect to V _{SS}	-1 V to 7 V
Short circuit output current for any output	50 mA
Power dissipation	8 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†]Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to V_{SS}.

recommended operating conditions

		MIN	NOM	MAX	UNIT
V _{DD}	Supply voltage	4.5	5	5.5	V
V _{SS}	Supply voltage		0		V
V _{IH}	High-level input voltage		2.4	6.5	V
V _{IL}	Low-level input voltage (see Note 2)	-1		0.8	V
T _A	Operating free-air temperature		0	70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TM425___8-12		TM425___8-15		UNIT	
		MIN	TYP [†] MAX	MIN	TYP [†] MAX		
V _{OH}	High-level output voltage	I _{OH} = -5 mA		2.4	V _{DD}	V	
V _{OL}	Low-level output voltage	I _{OL} = 4.2 mA		0	0.4	V	
I _I	Input current (leakage)	V _I = 0 V to 6.5 V, V _{DD} = 5 V, All other pins = 0 V		± 10		μA	
I _O	Output current (leakage)	V _O = 0.4 V to 5.5 V, V _{DD} = 5 V, C _{AS} high		± 10		μA	
I _{DD1} [‡]	Average operating current during read or write cycle	t _c = minimum cycle, All outputs open	520	624	440	544	mA
I _{DD2} [‡]	Standby current	After 1 memory cycle, R _{AS} and C _{AS} high, All outputs open	20	36	20	36	mA
I _{DD3} [‡]	Average refresh current	t _c = minimum cycle, C _{AS} high and R _{AS} cycling, All outputs open	360	480	320	424	mA
I _{DD4} [‡]	Average page-mode current	t _{c(P)} = minimum cycle, R _{AS} low and C _{AS} cycling, All outputs open	280	384	240	344	mA
I _{DD5} [‡]	Average nibble-mode current	t _{c(N)} = minimum cycle, R _{AS} low and C _{AS} cycling, All outputs open	256	352	216	312	mA

[†]All typical values are at T_A = 25°C and nominal supply voltages.

[‡]I_{DD1}-I_{DD5} are measured with M1-M8 in the same mode (i.e., operating, standby, refresh, page mode, nibble mode).

TM4256FL8, TM4256GU8, TM4257FL8, TM4257GU8
262,144 BY 8-BIT DYNAMIC RAM MODULES

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TM425___8-20			UNIT
		MIN	TYP [†]	MAX	
V _{OH}	High-level output voltage	I _{OH} = -5 mA			V
V _{OL}	Low-level output voltage	I _{OL} = 4.2 mA			V
I _I	Input current (leakage)	V _I = 0 V to 6.5 V, V _{DD} = 5 V, All other pins = 0 V			±10 μA
I _O	Output current (leakage)	V _O = 0.4 V to 5.5 V, V _{DD} = 5 V; $\overline{\text{CAS}}$ high			±10 μA
I _{DD1} [‡]	Average operating current during read or write cycle	t _c = minimum cycle, All outputs open			360 464 mA
I _{DD2} [‡]	Standby current	After 1 memory cycle, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ high, All outputs open			20 36 mA
I _{DD3} [‡]	Average refresh current	t _c = minimum cycle, $\overline{\text{CAS}}$ high and $\overline{\text{RAS}}$ cycling, All outputs open			280 384 mA
I _{DD4} [‡]	Average page-mode current	t _{c(P)} = minimum cycle, $\overline{\text{RAS}}$ low and $\overline{\text{CAS}}$ cycling, All outputs open			200 280 mA
I _{DD5} [‡]	Average nibble-mode current	t _{c(N)} = minimum cycle, $\overline{\text{RAS}}$ low and $\overline{\text{CAS}}$ cycling, All outputs open			176 256 mA

[†]All typical values are at T_A = 25°C and nominal supply voltages.

[‡]I_{DD1}-I_{DD5} are measured with M1-M8 in the same mode (i.e., operating, standby, refresh, page mode, nibble mode).

capacitance over recommended supply voltage range and operating free-air temperature range,
f = 1 MHz

PARAMETER	MIN	MAX	UNIT
C _{i(A)}	Input capacitance, address inputs		56 pF
C _{i(DQ)}	Input capacitance, data inputs		TBD pF
C _{i(RAS)}	Input capacitance, $\overline{\text{RAS}}$ input		64 pF
C _{i(W)}	Input capacitance, $\overline{\text{W}}$ input		64 pF
C _{i(CAS)}	Input capacitance, $\overline{\text{CAS}}$ input		64 pF
C _{o(VDD)}	Decoupling capacitance		0.8 μF

Additional information on these products can be obtained from the factory as it becomes available.

**TM4256FL8, TM4256GU8, TM4257FL8, TM4257GU8
262,144 BY 8-BIT DYNAMIC RAM MODULES**

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TM425___8-12		TM425___8-15		UNIT
			MIN	MAX	MIN	MAX	
$t_{a(C)}$ Access time from \overline{CAS}	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{CAC}	60		75		ns
$t_{a(R)}$ Access time from \overline{RAS}	$t_{RLCL} = \text{MAX}$, Load = 2 Series 74 TTL gates	t_{RAC}	120		150		ns
$t_{dis(CH)}$ Output disable time after \overline{CAS} high	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{OFF}	0	35	0	35	ns

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TM425___8-20		UNIT
			MIN	MAX	
$t_{a(C)}$ Access time from \overline{CAS}	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{CAC}	100		ns
$t_{a(R)}$ Access time from \overline{RAS}	$t_{RLCL} = \text{MAX}$, Load = 2 Series 74 TTL gates	t_{RAC}	200		ns
$t_{dis(CH)}$ Output disable time after \overline{CAS} high	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{OFF}	0	35	ns

5

Dynamic RAM Modules

TM4256FL8, TM4256GU8, TM4257FL8, TM4257GU8
262,144 BY 8-BIT DYNAMIC RAM MODULES

timing requirements over recommended supply voltage range and operating free-air temperature range

	ALT. SYMBOL	TM425___8-12		UNIT
		MIN	MAX	
$t_c(P)$ Page-mode cycle time (read or write cycle)	t_{PC}	120		ns
$t_c(rd)$ Read cycle time [†]	t_{RC}	230		ns
$t_c(W)$ Write cycle time	t_{WC}	230		ns
$t_w(CH)P$ Pulse duration, \overline{CAS} high (page mode)	t_{CP}	50		ns
$t_w(CH)$ Pulse duration, \overline{CAS} high (non-page mode)	t_{CPN}	25		ns
$t_w(CL)$ Pulse duration, \overline{CAS} low	t_{CAS}	60	10,000	ns
$t_w(RH)$ Pulse duration, \overline{RAS} high (precharge time)	t_{RP}	100		ns
$t_w(RL)$ Pulse duration, \overline{RAS} low	t_{RAS}	120	10,000	ns
$t_w(W)$ Write pulse duration	t_{WP}	40		ns
t_t Transition times (rise and fall) for \overline{RAS} and \overline{CAS}	t_T	3	50	ns
$t_{su}(CA)$ Column-address setup time	t_{ASC}	0		ns
$t_{su}(RA)$ Row-address setup time	t_{ASR}	0		ns
$t_{su}(D)$ Data setup time	t_{DS}	0		ns
$t_{su}(rd)$ Read-command setup time	t_{RCS}	0		ns
$t_{su}(WCL)$ Early write-command setup time before \overline{CAS} low	t_{WCS}	0		ns
$t_{su}(WCH)$ Write-command setup time before \overline{CAS} high	t_{CWL}	40		ns
$t_{su}(WRH)$ Write-command setup time before \overline{RAS} high	t_{RWL}	40		ns
$t_h(CLCA)$ Column-address hold time after \overline{CAS} low	t_{CAH}	20		ns
$t_h(RA)$ Row-address hold time	t_{RAH}	15		ns
$t_h(RLCA)$ Column-address hold time after \overline{RAS} low	t_{AR}	80		ns
$t_h(CLD)$ Data hold time after \overline{CAS} low	t_{DH}	35		ns
$t_h(RLD)$ Data hold time after \overline{RAS} low	t_{DHR}	95		ns
$t_h(CHrd)$ Read-command hold time after \overline{CAS} high	t_{RCH}	0		ns
$t_h(RHrd)$ Read-command hold time after \overline{RAS} high	t_{RRH}	10		ns
$t_h(CLW)$ Write-command hold time after \overline{CAS} low	t_{WCH}	35		ns
$t_h(RLW)$ Write-command hold time after \overline{RAS} low	t_{WCR}	95		ns
t_{RLCH} Delay time, \overline{RAS} low to \overline{CAS} high	t_{CSH}	120		ns
t_{CHRL} Delay time, \overline{CAS} high to \overline{RAS} low	t_{CRP}	0		ns
t_{CLRHL} Delay time, \overline{CAS} low to \overline{RAS} high	t_{RSH}	60		ns
t_{RLCHR} Delay time, \overline{RAS} low to \overline{CAS} high [‡]	t_{CHR}	25		ns
t_{CLRL} Delay time, \overline{CAS} low to \overline{RAS} low [‡]	t_{CSR}	25		ns
t_{RHCL} Delay time, \overline{RAS} high to \overline{CAS} low [‡]	t_{RPC}	20		ns
t_{RLCL} Delay time, \overline{RAS} low to \overline{CAS} low (maximum value specified only to guarantee access time)	t_{RCD}	30	60	ns
t_{rf} Refresh time interval	t_{REF}		4	ms

NOTE 3: Timing measurements are referenced to V_{IL} max and V_{IH} min.

[†]All cycle times assume $t_t = 5$ ns.

[‡] \overline{CAS} -before- \overline{RAS} refresh only.

TM4256FL8, TM4256GU8, TM4257FL8, TM4257GU8
262,144 BY 8-BIT DYNAMIC RAM MODULES

timing requirements over recommended supply voltage range and operating free-air temperature range

	ALT. SYMBOL	TM425__8-15		TM425__8-20		UNIT
		MIN	MAX	MIN	MAX	
t _{c(P)} Page-mode cycle time (read or write cycle)	t _{PC}	145		190		ns
t _{c(rd)} Read cycle time [†]	t _{RC}	260		330		ns
t _{c(W)} Write cycle time	t _{WC}	260		330		ns
t _{w(CH)P} Pulse duration, $\overline{\text{CAS}}$ high (page mode)	t _{CP}	60		80		ns
t _{w(CH)} Pulse duration, $\overline{\text{CAS}}$ high (non-page mode)	t _{CPN}	25		30		ns
t _{w(CL)} Pulse duration, $\overline{\text{CAS}}$ low	t _{CAS}	75	10,000	100	10,000	ns
t _{w(RH)} Pulse duration, $\overline{\text{RAS}}$ high (precharge time)	t _{RP}	100		120		ns
t _{w(RL)} Pulse duration, $\overline{\text{RAS}}$ low	t _{RAS}	150	10,000	200	10,000	ns
t _{w(W)} Write pulse duration	t _{WP}	45		55		ns
t _t Transition times (rise and fall) for $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$	t _T	3	50	3	50	ns
t _{su(CA)} Column-address setup time	t _{ASC}	0		0		ns
t _{su(RA)} Row-address setup time	t _{ASR}	0		0		ns
t _{su(D)} Data setup time	t _{DS}	0		0		ns
t _{su(rd)} Read-command setup time	t _{RCS}	0		0		ns
t _{su(WCL)} Early write-command setup time before $\overline{\text{CAS}}$ low	t _{WCS}	0		0		ns
t _{su(WCH)} Write-command setup time before $\overline{\text{CAS}}$ high	t _{CWL}	45		60		ns
t _{su(WRH)} Write-command setup time before $\overline{\text{RAS}}$ high	t _{RWL}	45		60		ns
t _{h(CLCA)} Column-address hold time after $\overline{\text{CAS}}$ low	t _{CAH}	25		30		ns
t _{h(RA)} Row-address hold time	t _{RAH}	15		20		ns
t _{h(RLCA)} Column-address hold time after $\overline{\text{RAS}}$ low	t _{AR}	100		130		ns
t _{h(CLD)} Data hold time after $\overline{\text{CAS}}$ low	t _{DH}	45		55		ns
t _{h(RLD)} Data hold time after $\overline{\text{RAS}}$ low	t _{DHR}	120		155		ns
t _{h(CHrd)} Read-command hold time after $\overline{\text{CAS}}$ high	t _{RCH}	0		0		ns
t _{h(RHrd)} Read-command hold time after $\overline{\text{RAS}}$ high	t _{RRH}	10		15		ns
t _{h(CLW)} Write-command hold time after $\overline{\text{CAS}}$ low	t _{WCH}	45		55		ns
t _{h(RLW)} Write-command hold time after $\overline{\text{RAS}}$ low	t _{WCR}	120		155		ns
t _{RLCH} Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ high	t _{CSH}	150		200		ns
t _{CHRL} Delay time, $\overline{\text{CAS}}$ high to $\overline{\text{RAS}}$ low	t _{CRP}	0		0		ns
t _{CLRH} Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{RAS}}$ high	t _{RSR}	75		100		ns
t _{RLCHR} Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ high [‡]	t _{CHR}	30		35		ns
t _{CLRL} Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{RAS}}$ low [‡]	t _{CSR}	30		35		ns
t _{RLHCL} Delay time, $\overline{\text{RAS}}$ high to $\overline{\text{CAS}}$ low [‡]	t _{RPC}	20		25		ns
t _{RLCL} Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ low (maximum value specified only to guarantee access time)	t _{RCD}	30	75	30	100	ns
t _{rf} Refresh time interval	t _{REF}		4		4	ms

NOTE 3: Timing measurements are referenced to V_{IL} max and V_{IH} min.

[†]All cycle times assume t_t = 5 ns.

[‡]CAS-before-RAS refresh only.

TM4257FL8, TM4257GU8
262,144 BY 8-BIT DYNAMIC RAM MODULES

NIBBLE-MODE CYCLE

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER	ALT. SYMBOL	TM4257__8-12		TM4257__8-15		TM4257__8-20		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t _a (CN) Nibble-mode access time from $\overline{\text{CAS}}$	t _{NCAC}	30		40		50		ns

timing requirements over recommended supply voltage range and operating free-air temperature range

PARAMETER	ALT. SYMBOL	TM4257__8-12		TM4257__8-15		TM4257__8-20		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t _c (N) Nibble-mode cycle time	t _{NC}	60		75		90		ns
t _{CLRHN} Nibble-mode delay time, $\overline{\text{CAS}}$ low to $\overline{\text{RAS}}$ high	t _{NRSH}	30		40		50		
t _{CLWLN} Nibble-mode delay time, $\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay	t _{NCWD}	25		30		40		
t _w (CLN) Nibble-mode pulse duration, $\overline{\text{CAS}}$ low	t _{NCAS}	30		40		50		
t _w (CHN) Nibble-mode pulse duration, $\overline{\text{CAS}}$ high	t _{NCP}	20		25		30		
t _{su} (WCHN) Nibble-mode write command setup time before $\overline{\text{CAS}}$ high	t _{NCWL}	25		35		45		

51
Dynamic RAM Modules

PARAMETER MEASUREMENT INFORMATION





FIGURE 1. LOAD CIRCUIT


read cycle timing

5
 Dynamic RAM Modules



TM4256FL8, TM4256GU8, TM4257FL8, TM4257GU8
262,144 BY 8-BIT DYNAMIC RAM MODULES

early write cycle timing




TM4256FL8, TM4256GU8
262,144 BY 8-BIT DYNAMIC RAM MODULES


page-mode read cycle timing

51

Dynamic RAM Modules



NOTE 4: A write cycle can be intermixed with read cycles as long as the write timing specifications are not violated.




TM4256FL8, TM4256GU8
262,144 BY 8-BIT DYNAMIC RAM MODULES


NOTE 5: A read cycle can be intermixed with write cycles as long as read timing specifications are not violated.



nibble-mode read cycle timing



nibble-mode write cycle timing



TEXAS
INSTRUMENTS


5-221

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001


TM4257FL8, TM4257GU8
262,144 BY 8-BIT DYNAMIC RAM MODULES

**TM4256FL8, TM4256GU8, TM4257FL8, TM4257GU8
262,144 BY 8-BIT DYNAMIC RAM MODULES**


RAS-only refresh timing



hidden refresh cycle timing




automatic (CAS-before-RAS) refresh cycle timing



TM4256FL8, TM4256GU8, TM4257FL8, TM4257GU8
262,144 BY 8-BIT DYNAMIC RAM MODULES

TI single-in-line package nomenclature †



†The F pinout configuration designator is used when specifying the L package; the G pinout configuration version designator is used when specifying the U package.

5

Dynamic RAM Modules

OCTOBER 1985 — REVISED NOVEMBER 1985

- 262,144 X 8 Organization
- Single 5-V Supply (10% Tolerance)
- 30-Pin Single-in-Line Package (SIP)
 - Pinned Module for Through-Hole Insertion (TM4256GV8)
 - Leadless Module for Use with Sockets (TM4256GP8)
- Low Profile, Double-Side Mount . . . 0.45" Height
- Utilizes Eight 256K Dynamic RAMs in Plastic Chip Carrier
- Long Refresh Period . . . 4 ms (256 Cycles)
- All inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Outputs
- Performance of Unmounted RAMs:


	ACCESS TIME ROW ADDRESS (MAX)	ACCESS TIME COLUMN ADDRESS (MAX)	READ OR WRITE CYCLE (MIN)	READ- MODIFY- WRITE CYCLE (MIN)
TMS4256-12	120 ns	60 ns	230 ns	270 ns
TMS4256-15	150 ns	75 ns	260 ns	305 ns
TMS4256-20	200 ns	100 ns	330 ns	370 ns

- Common $\overline{\text{CAS}}$ Control with Common Data-In and Data-Out Lines
- Low Power Dissipation
- Operating Free-Air Temperature . . . 0°C to 70°C
- Upward Compatible with Planned 1 Meg DRAM Family (Height and Length May Increase)

description

The TM4256G_8 series are 2048K, dynamic random-access memory modules organized as 262,144 × 8 bits in a 30-pin single-in-line package comprising eight TMS4256FML, 262,144 × 1 bit dynamic RAM's in 18-lead plastic chip carriers mounted on top of a substrate together with eight 0.2 μF decoupling capacitors. Each TMS4256FML is described in the data sheet and is fully electrically tested and processed according to TI's MIL-STD-883B (as amended for commercial applications) flows prior to assembly. After assembly onto the SIP, a further set of electrical tests is performed. The module is rated for operation from 0°C to 70°C.

V SINGLE-IN-LINE PACKAGE†
(TOP VIEW)




†TM4256GV8 package is shown.

PIN NOMENCLATURE	
A0-A8	Address Inputs
$\overline{\text{CAS}}$	Column-Address Strobe
DQ1-DQ8	Data In/Data Out
NC	No Connection
$\overline{\text{PRD}}$	Presence Detect
$\overline{\text{RAS}}$	Row-Address Strobe
VDD	5-V Supply
VSS	Ground
$\overline{\text{W}}$	Write Enable


5
Dynamic RAM Modules

TM4256GP8, TM4256GV8
262,144 BY 8-BIT DYNAMIC RAM MODULES

logic symbol†



functional block diagram



† This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

5 Dynamic RAM Modules

TM4256GP8, TM4256GV8 262,144 BY 8-BIT DYNAMIC RAM MODULES

operation

The TM4256G_8 operates as eight TMS4256s connected as shown in the functional block diagram. Refer to the TMS4256 data sheet for details of its operation. The common I/O feature of the TM4256G_8 requires the use of early-write cycles to prevent contention on D and Q.

presence detect

This feature allows for hardware presence detection of the memory module. The $\overline{\text{PRD}}$ pin for each module in the system should be pulled high through a pull-up resistor, resulting in a logic one when no module is present. When a module is present, $\overline{\text{PRD}}$ is a logic zero as this pin is connected to V_{SS} on the module. $\overline{\text{PRD}}$ can only be used to detect a modules' presence, not its functionality. In a system not requiring presence detect, it is recommended that this pin be left as a no connect; this allows the use of either type of module without adverse effects.

specifications

For TMS4256 electrical specifications, refer to the TMS4256 data sheet. The common I/O feature of the TM4256G_8 dictates the use of early-write cycles to prevent contention on D and Q.

single-in-line package and components


PC substrate: 0,79 mm (0.031 inch) minimum thickness

Bypass capacitors: Multilayer ceramic

Leads: Tin/lead solder coated over phosphor-bronze

Contact area for socketable devices: Nickel plate and solder plate on top of copper

TI single-in-line package nomenclature



- 262,144 X 9 Organization
- Single 5-V Supply (10% Tolerance)
- 30-Pin Single-in-Line Package (SIP)
 - Pinned Module for Through-Hole Insertion (TM4256GV9)
 - Leadless Module for Use with Sockets (TM4256GP9)
- Low Profile, Double-Side Mount . . . 0.45" Height
- Utilizes Nine 256K Dynamic RAMs in Plastic Chip Carrier
- Long Refresh Period . . . 4 ms (256 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Outputs
- Performance of Unmounted RAMs:


	ACCESS TIME ROW ADDRESS (MAX)	ACCESS TIME COLUMN ADDRESS (MAX)	READ OR WRITE CYCLE (MIN)	READ- MODIFY WRITE CYCLE (MIN)
TMS4256-12	120 ns	60 ns	230 ns	270 ns
TMS4256-15	150 ns	75 ns	260 ns	305 ns
TMS4256-20	200 ns	100 ns	330 ns	370 ns

- Common $\overline{\text{CAS}}$ Control for Eight Common Data-In and Data-Out Lines
- Separate $\overline{\text{CAS}}$ Control for One Separate Pair of Data-In and Data-Out Lines
- Low Power Dissipation
- Operating Free-Air Temperature . . . 0°C to 70°C
- Upward Compatible with Planned 1 Meg DRAM Family (Height and Length May Increase)

description

The TM4256G_9 series is a 2304K, dynamic random-access memory module organized as 262,144 x 9 bits [bit nine (D9, Q9) is generally used for parity and is controlled by $\overline{\text{CAS9}}$] in a 30-pin single-in-line package comprising nine TMS4256FML, 262,144 x 1 bit dynamic RAM's in 18-lead plastic chip carriers mounted on top of a substrate together with nine 0.2 μF decoupling capacitors mounted beneath the chip carriers. Each TMS4256FML is described in the data sheet and is fully electrically tested and processed according to TI's MIL-STD-883B (as amended for commercial

V SINGLE-IN-LINE PACKAGE†
(TOP VIEW)




†TM4256GV9 package is shown.

PIN NOMENCLATURE	
AO-A8	Address Inputs
$\overline{\text{CAS}}$, $\overline{\text{CAS9}}$	Column-Address Strobes
DQ1-DQ8	Data In/Data Out
D9	Data In
NC	No Connection
$\overline{\text{PRD}}$	Presence Detect
Q9	Data Out
$\overline{\text{RAS}}$	Row-Address Strobe
VDD	5-V Supply
VSS	Ground
W	Write Enable

TM4256GP9, TM4256GV9 262,144 BY 9-BIT DYNAMIC RAM MODULES

applications) flows prior to assembly. After assembly onto the SIP, a further set of electrical tests is performed. The module is rated for operation from 0°C to 70°C.

functional block diagram



5

Dynamic RAM Modules

operation

The TM4256G_9 operates as nine TMS4256s connected as shown in the functional block diagram. Refer to the TMS4256 data sheet for details of its operation. The common I/O feature of the TM4256G_9 dictates the use of early-write cycles to prevent contention on D and Q.

specifications

For TMS4256 electrical specifications, refer to the TMS4256 data sheet. The common I/O feature of the TM4256G_9 dictates the use of early-write cycles to prevent contention on D and Q.


presence detect

This feature allows for hardware presence detection of the memory module. The $\overline{\text{PRD}}$ pin for each module in the system should be pulled high through a pull-up resistor, resulting in a logic one when no module is present. When a module is present, $\overline{\text{PRD}}$ is a logic zero as this pin is connected to V_{SS} on the module. $\overline{\text{PRD}}$ can only be used to detect a modules' presence, not its functionality. In a system not requiring presence detect, it is recommended that this pin be left as a no connect; this allows the use of either type of module without adverse effects.

single-in-line package and components

- PC substrate: 0,79 mm (0.031 inch) minimum thickness
- Bypass capacitors: Multilayer ceramic
- Leads: Tin/lead solder coated over phosphor-bronze
- Contact area for socketable devices: Nickel plate and solder plate on top of copper

TI single-in-line package nomenclature





SEPTEMBER 1985 — REVISED NOVEMBER 1985

- 524,288 X 4 Organization
- Single 5-V Supply (10% Tolerance)
- 24-Pin Single-in-Line Package (SIP)
- Utilizes Eight 256K Dynamic RAMs in Plastic Chip Carrier
- Long Refresh Period . . . 4 ms (256 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Outputs
- Performance of Unmounted RAMs:

	ACCESS TIME ROW ADDRESS (MAX)	ACCESS TIME COLUMN ADDRESS (MAX)	READ OR WRITE CYCLE (MIN)	READ- MODIFY- WRITE CYCLE (MIN)
TMS4256-12	120 ns	60 ns	230 ns	270 ns
TMS4256-15	150 ns	75 ns	260 ns	305 ns
TMS4256-20	200 ns	100 ns	330 ns	370 ns

- Common $\overline{\text{CAS}}$ Control with Separate Data-In and Data-Out Lines
- Low Power Dissipation:

	OPERATING (TYP)	STANDBY (TYP)
TM4256HE4-12	2600 mW	100 mW
TM4256HE4-15	2400 mW	100 mW
TM4256HE4-20	1800 mW	100 mW

- Operating Free-Air Temperature . . . 0°C to 70°C


description

The TM4256HE4 is a 2048K, dynamic random-access memory module organized as 524,288 X 4 bits in a 24-pin single-in-line package (SIP) comprising eight TMS4256FML, 262,144 X 1 bit dynamic RAM's in 18-lead plastic-chip carriers mounted on both sides of a substrate together with four 0.2 μF decoupling capacitors. The on-board capacitors eliminate the need for

bypassing on the motherboard and offer superior performance over equivalent leaded capacitors due to reduced lead inductance. Also, with 0.475 inch board spacing, the TM4256HE4 has a density of seven devices per square inch (approximately 2.8X the density of DIPs). With the elimination of bypass capacitors on the motherboard, reduced PC board size, and fewer plated-through holes, a cost savings can be realized.

The TM4256HE4 is organized as two banks of 256K X 4 selected by $\overline{\text{RAS1}}$, $\overline{\text{RAS2}}$; $\overline{\text{CAS}}$ and $\overline{\text{W}}$ which are common to all devices. The D and Q signals are common to pairs of devices on opposing sides of the substrate. This configuration requires that only one $\overline{\text{RAS}}$ signal be active during a read or write cycle to prevent data bus contention or writing erroneous data. On refresh cycles ($\overline{\text{CAS}}$ high), $\overline{\text{RAS1}}$ and $\overline{\text{RAS2}}$ can be low at the same time.

**E SINGLE-IN-LINE PACKAGE†
(TOP VIEW)**



† $\overline{\text{RAS1}}$ is the row-address strobe for side 1, and $\overline{\text{RAS2}}$ is the row-address strobe for side 2. Side 1 is shown in top view.

PIN NOMENCLATURE	
A0-A8	Address Inputs
$\overline{\text{CAS}}$	Column-Address Strobe
D1-D4	Data Inputs
NC	No Connection
Q1-Q4	Data Outputs
$\overline{\text{RAS1}}$, $\overline{\text{RAS2}}$	Row-Address Strobes
VDD	5-V Supply
VSS	Ground
$\overline{\text{W}}$	Write Enable

TM4256HE4 **524,288 BY 4-BIT DYNAMIC RAM MODULE**

Each TMS4256FML is described in the TMS4256 data sheet and is fully electrically tested and processed according to TI's MIL-STD-883B (as amended for commercial applications) flows prior to assembly. After assembly onto the substrate, a further set of electrical tests is performed.

operation

The TM4256HE4 operates as eight TMS4256s connected as shown in the functional block diagram. Refer to the TMS4256 data sheet for details of its operation.

specifications

For TMS4256 electrical specifications, refer to the TMS4256 data sheet.

single-in-line package and components


PC substrate: 1,14 mm (0.045 inch) minimum thickness

Bypass capacitors: Multilayer ceramic

Leads: Tin/lead solder coated over phosphor-bronze

TM4256HE4 524,288 BY 4-BIT DYNAMIC RAM MODULE


functional block diagram



5
Dynamic RAM Modules

TM4256HE4
524,288 BY 4-BIT DYNAMIC RAM MODULE

TI single-in-line package nomenclature



(61 x 11,4 mm)
(2.4 x 0.45 inches)

Max Access
-12 120 ns
-15 150 ns
-20 200 ns

L 0°C to 70°C

5

Dynamic RAM Modules

SEPTEMBER 1985 — REVISED NOVEMBER 1985

- 16,384 X 8 Organization
- Single 5-V Supply (10% Tolerance)
- 30-Pin Single-in-Line Package (SIP)
- Utilizes Two 16K X 4 Dynamic RAMs in Plastic Chip Carrier
- Long Refresh Period . . . 4 ms (256 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Outputs
- Performance Ranges:

	ACCESS TIME ROW ADDRESS (MAX)	ACCESS TIME COLUMN ADDRESS (MAX)	READ OR WRITE CYCLE (MIN)
TM4416KU8-12	120 ns	70 ns	230 ns
TM4416KU8-15	150 ns	80 ns	260 ns

- Low Power Dissipation:

	OPERATING (TYP)	STANDBY (TYP)
TM4416KU8-12	400 mW	30 mW
TM4416KU8-15	350 mW	30 mW

- Operating Free-Air Temperature . . . 0°C to 70°C

description


The TM4416KU8 is a 128K, dynamic random-access memory module organized as 16,384 x 8 bits in a 30-pin single-in-line package comprising two TMS4416FPL, 16,384 x 4 bit dynamic RAM's in 18-lead plastic chip carriers mounted on top of a substrate together with two 0.2 μF decoupling capacitors mounted beneath the chip carriers. The onboard capacitors eliminate the need for bypassing on the motherboard and offer superior performance over equivalent leaded capacitors due to reduced lead inductance.

operation

address (A0 through A7)

Fourteen address bits are required to decode 1 of 16,384 storage locations. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe (RAS). Then the six column-address bits are set up on pins A1 through A6 and latched onto the

U SINGLE-IN-LINE PACKAGE
(TOP VIEW)



PIN NOMENCLATURE	
A0-A7	Address Inputs
CAS	Column-Address Strobe
DQ1-DQ8	Data In/Data Out
NC	No Connection
RAS	Row-Address Strobe
VDD	5-V Supply
VSS	Ground
W	Write Enable

TM4416KU8

16,384 BY 8-BIT DYNAMIC RAM MODULE

chip by the column-address strobe ($\overline{\text{CAS}}$). All addresses must be stable on or before the falling edges of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$. $\overline{\text{RAS}}$ is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. $\overline{\text{CAS}}$ is used as a chip select activating the column decoder and the input and output buffers.

write enable ($\overline{\text{W}}$)

The read or write mode is selected through the write-enable ($\overline{\text{W}}$) input. A logic high on the $\overline{\text{W}}$ input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data inputs are disabled when the read mode is selected. The grounded output-enable ($\overline{\text{G}}$) dictates the use of early write cycles to prevent contention on DQ. When $\overline{\text{W}}$ goes low prior to $\overline{\text{CAS}}$, the data outputs will remain in the high-impedance state for the entire cycle permitting common I/O operation.

data in (DQ1-DQ8)

Data is written during a write cycle. The falling edge of $\overline{\text{CAS}}$ strobes data into the on-chip data latches. These latches can be driven from standard TTL circuits without a pull-up resistor. In the early write cycle, $\overline{\text{W}}$ is brought low prior to $\overline{\text{CAS}}$ and the data is strobed in by $\overline{\text{CAS}}$ with setup and hold times referenced to this signal.

data out (DQ1-DQ8)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TTL loads for each output. Data out is the same polarity as data in. In a read cycle the outputs go active after the access time interval $t_{a(C)}$ that begins with the negative transition of $\overline{\text{CAS}}$ as long as $t_{a(R)}$ is satisfied. The outputs become valid after the access time has elapsed and remain valid while $\overline{\text{CAS}}$ is low; $\overline{\text{CAS}}$ going high returns it to a high-impedance state. In the early write cycle, the outputs are always in the high-impedance state. In the early write cycle, the outputs are always in the high-impedance state, a necessity due to the grounded output enable.

refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffers are in the high-impedance state unless $\overline{\text{CAS}}$ is applied, the $\overline{\text{RAS}}$ -only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with $\overline{\text{RAS}}$ causes all bits in each row to be refreshed. $\overline{\text{CAS}}$ can remain high (inactive) for this refresh sequence to conserve power.

page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the chip. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. To extend beyond the 64 column locations on a single module, the row address and $\overline{\text{RAS}}$ are applied to multiple modules. $\overline{\text{CAS}}$ is then decoded to select the proper module.

power up

After power up, the power supply must remain at its steady-state value for 1 ms. In addition, the $\overline{\text{RAS}}$ input must remain high for 100 μs immediately prior to initialization. Initialization consists of performing eight $\overline{\text{RAS}}$ cycles before proper device operation is achieved.

single-in-line package and components


PC substrate: 0,79 mm (0.031 inch) minimum thickness

Bypass capacitor: Multilayer ceramic


Contact area for socketable devices: Nickel plate and solder plate on top of copper

TM4416KU8 16,384 BY 8-BIT DYNAMIC RAM MODULE

logic symbol†



functional block diagram



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

5
Dynamic RAM Modules

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Voltage range for any pin except V _{DD} and data out (see Note 1)	-1.5 V to 10 V
Voltage range for V _{DD} supply and data out with respect to V _{SS}	-1 V to 6 V
Short circuit output current	50 mA
Power dissipation	2 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

†Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values in this data sheet are with respect to V_{SS}.
 2. Additional information concerning the handling of ESD sensitive devices is available in a document entitled "Guidelines for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies" in Section 12.

TM4416KU8

16,384 BY 8-BIT DYNAMIC RAM MODULE

recommended operating conditions

		MIN	NOM	MAX	UNIT
V _{DD}	Supply voltage	4.5	5	5.5	V
V _{SS}	Supply voltage	0			V
V _{IH}	High-level input voltage	V _{DD} = 4.5 V		4.8	V
		V _{DD} = 5.5 V		5.8	
V _{IL}	Low-level input voltage (see Notes 3 and 4)	-0.6	0	0.8	V
T _A	Operating free-air temperature	0		70	°C

NOTES: 3. The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

4. Due to input protection circuitry, the applied voltage may begin to clamp at -0.6 V. Test conditions must comprehend this occurrence. See Application Report entitled "TMS4164A and TMS4416 Input Diode Protection" on page 9-5.

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TM4416KU8-12			TM4416KU8-15			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
V _{OH}	High-level output voltage	I _{OH} = -2 mA						V
V _{OL}	Low-level output voltage	I _{OL} = 4.2 mA			0.4			V
I _I	Input current (leakage)	V _I = 0 V to 5.8 V, V _{DD} = 5 V, All other pins = 0 V			± 10			µA
I _O	Output current (leakage)	V _O = 0.4 V to 5.5 V, V _{DD} = 5 V, $\overline{\text{CAS}}$ high			± 10			µA
I _{DD1}	Average operating current during read or write cycle	t _c = minimum cycle, All outputs open			108			mA
I _{DD2}	Standby current	After 1 memory cycle, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ high, All outputs open			10			mA
I _{DD3}	Average refresh current	t _c = minimum cycle, $\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}}$ high, All outputs open			92			mA
I _{DD4}	Average page-mode current	t _{c(P)} = minimum cycle, $\overline{\text{RAS}}$ low, $\overline{\text{CAS}}$ cycling, All outputs open			92			mA

†All typical values are at T_A = 25°C and nominal supply voltages.

capacitance over recommended supply voltage range and operating free-air temperature range, f = 1 MHz

PARAMETER		MAX	UNIT
C _{i(A)}	Input capacitance, address inputs	14	pF
C _{i(RC)}	Input capacitance, strobe inputs	20	pF
C _{i(W)}	Input capacitance, write-enable input	20	pF
C _{i/o}	Input/output capacitance, data ports	10	pF

TM4416KU8
16,384 BY 8-BIT DYNAMIC RAM MODULE

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TM4416KU8-12		TM4416KU8-15		UNIT
			MIN	MAX	MIN	MAX	
t _{a(C)} Access time from $\overline{\text{CAS}}$	C _L = 100 pF, Load = 2 Series 74 TTL gates	t _{CAC}	70		80		ns
t _{a(R)} Access time from $\overline{\text{RAS}}$	[†] RLCL = MAX, C _L = 100 pF, Load = 2 Series 74 TTL gates	t _{RAC}	120		150		ns


timing requirements over recommended supply voltage range and operating free-air temperature range


	ALT. SYMBOL	TM4416KU8-12		TM4416KU8-15		UNIT
		MIN	MAX	MIN	MAX	
t _{c(P)} Page-mode cycle time	t _{PC}	120		140		ns
t _{c(rd)} Read cycle time [†]	t _{RC}	230		260		ns
t _{c(W)} Write cycle time	t _{WC}	230		260		ns
t _{c(rdW)} Read-write/read-modify-write cycle time	t _{RWC}	315		365		ns
t _{w(CH)} Pulse duration, $\overline{\text{CAS}}$ high (precharge time) [‡]	t _{CP}	40		50		ns
t _{w(CL)} Pulse duration, $\overline{\text{CAS}}$ low	t _{CAS}	70	10,000	80	10,000	ns
t _{w(RH)} Pulse duration, $\overline{\text{RAS}}$ high (precharge time)	t _{RP}	80		100		ns
t _{w(RL)} Pulse duration, $\overline{\text{RAS}}$ low	t _{RAS}	120	10,000	150	10,000	ns
t _{w(W)} Write pulse duration	t _{WP}	30		40		ns
t _t Transition times (rise and fall) for $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$	t _T	3	50	3	50	ns
t _{su(CA)} Column-address setup time	t _{ASC}	0		0		ns
t _{su(RA)} Row-address setup time	t _{ASR}	0		0		ns
t _{su(D)} Data setup time	t _{DS}	5		5		ns
t _{su(rd)} Read-command setup time	t _{RCS}	0		0		ns
t _{su(WCH)} Write-command setup time before $\overline{\text{CAS}}$ high	t _{CWL}	50		60		ns
t _{su(WRH)} Write-command setup time before $\overline{\text{RAS}}$ high	t _{RWL}	50		60		ns
t _{h(CLCA)} Column-address hold time after $\overline{\text{CAS}}$ low	t _{CAH}	35		40		ns
t _{h(RA)} Row-address hold time	t _{RAH}	20		30		ns
t _{h(RLCA)} Column-address hold time after $\overline{\text{RAS}}$ low	t _{AR}	85		110		ns
t _{h(CLD)} Data hold time after $\overline{\text{CAS}}$ low	t _{DH}	40		60		ns
t _{h(RLD)} Data hold time after $\overline{\text{RAS}}$ low	t _{DHR}	90		130		ns
t _{h(RHrd)} Read-command hold time after $\overline{\text{RAS}}$ high	t _{RRH}	10		10		ns
t _{h(CHrd)} Read-command hold time after $\overline{\text{CAS}}$ high	t _{RCH}	0		0		ns
t _{h(CLW)} Write-command hold time after $\overline{\text{CAS}}$ low	t _{WCH}	40		60		ns
t _{h(RLW)} Write-command hold time after $\overline{\text{RAS}}$ low	t _{WCR}	90		130		ns
t _{RLCH} Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ high	t _{CSH}	120		150		ns
t _{CHRL} Delay time, $\overline{\text{CAS}}$ high to $\overline{\text{RAS}}$ low	t _{CRP}	0		0		ns
t _{CLRH} Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{RAS}}$ high	t _{RSH}	70		80		ns
t _{RLCL} Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ low (maximum value specified only to guarantee access time)	t _{RCD}	25	50	25	70	ns
t _{WLCL} Delay time, $\overline{\text{W}}$ low to $\overline{\text{CAS}}$ low (early write cycle)	t _{WCS}	-5		-5		ns
t _{rf} Refresh time interval	t _{REF}		4		4	ms

[†]All cycle times assume t_t = 5 ns.

[‡]Page mode only.

early write cycle timing






NOTE 5: A write cycle or a read-modify-write cycle can be intermixed with read cycles as long as the write and read-modify-write timing specifications are not violated.

TM4416KU8
16,384 BY 8-BIT DYNAMIC RAM MODULE


RAS-only refresh timing



5

Dynamic RAM Modules

TI single-in-line package nomenclature



(88.9 x 16.5 mm)
 (3.5 x 0.65 inches)

Max Access
 -12 120 ns
 -15 150 ns

L 0°C to 70°C

OCTOBER 9185 — REVISED NOVEMBER 1985

- 65,536 X 8 Organization
- Single 5-V Supply (10% Tolerance)
- 30-Pin Single-in-Line Package (SIP)
- Utilizes Two 64K X 4 Dynamic RAMs in Plastic Chip Carrier
- Long Refresh Period . . . 4 ms (256 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Outputs
- Performance Ranges:

	ACCESS TIME ROW ADDRESS (MAX)	ACCESS TIME COLUMN ADDRESS (MAX)	READ OR WRITE CYCLE (MIN)
TM4464LU8-12	120 ns	60 ns	230 ns
TM4464LU8-15	150 ns	75 ns	260 ns

- Low Power Dissipation:

	OPERATING (TYP)	STANDBY (TYP)
TM4464LU8-12	650 mW	25 mW
TM4464LU8-15	550 mW	25 mW

- Operating Free-Air Temperature . . . 0°C to 70°C

description


The TM4464LU8 is a 512K, dynamic random-access memory module organized as 65,536 x 8 bits in a 30-pin single-in-line package comprising two TMS4464FML, 65,536 x 4 bit dynamic RAM's in 22-lead plastic chip carriers mounted on top of a substrate together with two 0.2 μF decoupling capacitors mounted beneath the chip carriers. The onboard capacitors eliminate the need for bypassing on the motherboard and offer superior performance over equivalent leaded capacitors due to reduced lead inductance.

operation

address (A0 through A7)

Fourteen address bits are required to decode 1 of 65,536 storage locations. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe (RAS). Then the six column-address bits are set up on pins A1 through A6 and latched onto the chip by the column-address strobe (CAS). All addresses must be stable on or before the falling edges of RAS and CAS. RAS is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. CAS is used as a chip select activating the column decoder and the input and output buffers.

**U SINGLE-IN-LINE PACKAGE
(TOP VIEW)**



PIN NOMENCLATURE	
A0-A7	Address Inputs
CAS	Column-Address Strobe
DQ1-DQ8	Data In/Data Out
NC	No Connection
RAS	Row-Address Strobe
VDD	5-V Supply
VSS	Ground
W	Write Enable

**5
Dynamic RAM Modules**

TM4464LU8

65,536 BY 8-BIT DYNAMIC RAM MODULE

write enable (\overline{W})

The read or write mode is selected through the write-enable (\overline{W}) input. A logic high on the \overline{W} input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data inputs are disabled when the read mode is selected. The common I/O feature of the TM4464LU8 dictates the use of early write cycles to prevent contention on DQ. When \overline{W} goes low prior to \overline{CAS} , the data outputs will remain in the high-impedance state for the entire cycle permitting common I/O operation.

data in (DQ1-DQ8)

Data is written during a write cycle. The falling edge of \overline{CAS} strobes data into the on-chip data latches. These latches can be driven from standard TTL circuits without a pull-up resistor. In the early write cycle, \overline{W} is brought low prior to \overline{CAS} and the data is strobed in by \overline{CAS} with setup and hold times referenced to this signal.

data out (DQ1-DQ8)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TTL loads for each output. Data out is the same polarity as data in. In a read cycle the outputs go active after the access time interval $t_{a(C)}$ that begins with the negative transition of \overline{CAS} as long as $t_{a(R)}$ is satisfied. The outputs become valid after the access time has elapsed and remains valid while \overline{CAS} is low; \overline{CAS} going high returns it to a high-impedance state. In the early write cycle, the outputs are always in the high-impedance state, a necessity due to the grounded output enable.

refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffers are in the high-impedance state unless \overline{CAS} is applied, the \overline{RAS} -only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with \overline{RAS} causes all bits in each row to be refreshed. \overline{CAS} can remain high (inactive) for this refresh sequence to conserve power.

page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the chip. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. To extend beyond the 64 column locations on a single module, the row address and \overline{RAS} are applied to multiple modules. \overline{CAS} is then decoded to select the proper module.

power up

After power up, the power supply must remain at its steady-state value for 1 ms. In addition, the \overline{RAS} input must remain high for 100 μ s immediately prior to initialization. Initialization consists of performing eight \overline{RAS} cycles before proper device operation is achieved.

single-in-line package and components


PC substrate: 0,79 mm (0.031 inch) minimum thickness

Bypass capacitors: Multilayer ceramic


Contact area for socketable devices: Nickel plate and solder plate on top of copper

TM4464LU8
65,536 BY 8-BIT DYNAMIC RAM MODULE

logic symbol†



functional block diagram



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

5
Dynamic RAM Modules

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Voltage range for any pin except V _{DD} and data out (see Note 1)	- 1.5 V to 10 V
Voltage range for V _{DD} supply and data out with respect to V _{SS}	- 1 V to 6 V
Short circuit output current	50 mA
Power dissipation	2 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	- 65°C to 150°C

†Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values in this data sheet are with respect to V_{SS}.
2. Additional information concerning the handling of ESD sensitive devices is available in a document entitled "Guidelines for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies" in Section 12.

TM4464LU8

65,536 BY 8-BIT DYNAMIC RAM MODULE

recommended operating conditions

		MIN	NOM	MAX	UNIT
V _{DD}	Supply voltage	4.5	5	5.5	V
V _{SS}	Supply voltage		0		V
V _{IH}	High-level input voltage	V _{DD} = 4.5 V		2.4	4.8
		V _{DD} = 5.5 V		2.4	5.8
V _{IL}	Low-level input voltage (see Note 3)	-1	0	0.8	V
T _A	Operating free-air temperature	0	70		°C

NOTE 3: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TM4464LU8-12		TM4464LU8-15		UNIT		
		MIN	TYP†	MAX	MIN		TYP†	MAX
V _{OH}	High-level output voltage	I _{OH} = -2 mA		2.4	2.4	V		
V _{OL}	Low-level output voltage	I _{OL} = 4.2 mA		0.4	0.4	V		
I _I	Input current (leakage)	V _I = 0 V to 5.8 V, V _{DD} = 5 V, All other pins = 0 V		±10	±10	µA		
I _O	Output current (leakage)	V _O = 0.4 V to 5.5 V, V _{DD} = 5 V, $\overline{\text{CAS}}$ high		±10	±10	µA		
I _{DD1}	Average operating current during read or write cycle	t _c = minimum cycle, All outputs open		130	160	110	140	mA
I _{DD2}	Standby current	After 1 memory cycle, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ high, All outputs open		5	10	5	10	mA
I _{DD3}	Average refresh current	t _c = minimum cycle, $\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}}$ high, All outputs open		100	120	90	110	mA
I _{DD4}	Average page-mode current	t _{c(P)} = minimum cycle, $\overline{\text{RAS}}$ low, $\overline{\text{CAS}}$ cycling, All outputs open		90	110	80	100	mA

†All typical values are at T_A = 25°C and nominal supply voltages.

capacitance over recommended supply voltage range and operating free-air temperature range, f = 1 MHz

PARAMETER		MIN	MAX	UNIT
C _{i(A)}	Input capacitance, address inputs		14	pF
C _{i(RC)}	Input capacitance, strobe inputs		20	pF
C _{i(W)}	Input capacitance, write-enable input		20	pF
C _{i/o}	Input/output capacitance, data ports		10	pF
C _{o(VDD)}	Decoupling capacitance	0.4		µF

TM4464LU8
65,536 BY 8-BIT DYNAMIC RAM MODULE

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TM4464LU8-12		TM4464LU8-15		UNIT
			MIN	MAX	MIN	MAX	
t _a (C) Access time from $\overline{\text{CAS}}$	C _L = 100 pF, Load = 2 Series 74 TTL gates	t _{CAC}		70		80	ns
t _a (R) Access time from $\overline{\text{RAS}}$	t _{RLCL} = MAX, C _L = 100 pF, Load = 2 Series 74 TTL gates	t _{RAC}		120		150	ns

timing requirements over recommended supply voltage range and operating free-air temperature range


	ALT. SYMBOL	TM4464LU8-12		TM4464LU8-15		UNIT
		MIN	MAX	MIN	MAX	
t _c (P) Page-mode cycle time	t _{PC}	120		140		ns
t _c (rd) Read cycle time [†]	t _{RC}	230		260		ns
t _c (W) Write cycle time	t _{WC}	230		260		ns
t _c (rdW) Read-write/read-modify-write cycle time	t _{RWC}	315		365		ns
t _w (CH) Pulse duration, $\overline{\text{CAS}}$ high (precharge time) [‡]	t _{CP}	40		50		ns
t _w (CL) Pulse duration, $\overline{\text{CAS}}$ low	t _{CAS}	70	10,000	80	10,000	ns
t _w (RH) Pulse duration, $\overline{\text{RAS}}$ high (precharge time)	t _{HR}	20		100		ns
t _w (RL) Pulse duration, $\overline{\text{RAS}}$ low	t _{RAS}	120	10,000	150	10,000	ns
t _w (W) Write pulse duration	t _{WP}	30		40		ns
t _t Transition times (rise and fall) for $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$	t _T	3	50	3	50	ns
t _{su} (CA) Column-address setup time	t _{ASC}	0		0		ns
t _{su} (RA) Row-address setup time	t _{ASR}	0		0		ns
t _{su} (D) Data setup time	t _{DS}	5		5		ns
t _{su} (rd) Read-command setup time	t _{RCS}	0		0		ns
t _{su} (WCH) Write-command setup time before $\overline{\text{CAS}}$ high	t _{CWL}	50		60		ns
t _{su} (WRH) Write-command setup time before $\overline{\text{RAS}}$ high	t _{RWL}	50		60		ns
t _h (CLCA) Column-address hold time after $\overline{\text{CAS}}$ low	t _{CAH}	35		40		ns
t _h (RA) Row-address hold time	t _{RAH}	20		30		ns
t _h (RLCA) Column-address hold time after $\overline{\text{RAS}}$ low	t _{AR}	85		110		ns
t _h (CLD) Data hold time after $\overline{\text{CAS}}$ low	t _{DH}	40		60		ns
t _h (RLD) Data hold time after $\overline{\text{RAS}}$ low	t _{DHR}	90		130		ns
t _h (RHrd) Read-command hold time after $\overline{\text{RAS}}$ high	t _{RRH}	10		10		ns
t _h (CHrd) Read-command hold time after $\overline{\text{CAS}}$ high	t _{RCH}	0		0		ns
t _h (CLW) Write-command hold time after $\overline{\text{CAS}}$ low	t _{WCH}	40		60		ns
t _h (RLW) Write-command hold time after $\overline{\text{RAS}}$ low	t _{WCR}	90		130		ns
t _{RLCH} Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ high	t _{CSH}	120		150		ns
t _{CHRL} Delay time, $\overline{\text{CAS}}$ high to $\overline{\text{RAS}}$ low	t _{CRP}	0		0		ns
t _{CLRH} Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{RAS}}$ high	t _{RSH}	70		80		ns
t _{RLCL} Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ low (maximum value specified only to guarantee access time)	t _{RCD}	30	50	30	70	ns
t _{WLCL} Delay time, $\overline{\text{W}}$ low to $\overline{\text{CAS}}$ low (early write cycle)	t _{WCS}	-5		-5		ns
t _{rf} Refresh time interval	t _{REF}		4		4	ms

[†]All cycle times assume t_t = 5 ns.

[‡]Page mode only.

TM4464LU8
65,536 BY 8-BIT DYNAMIC RAM MODULE


read cycle timing




5

Dynamic RAM Modules

early write cycle timing






NOTE 4: A write cycle or a read-modify-write cycle can be intermixed with read cycles as long as the write and read-modify-write timing specifications are not violated.


TM4464LU8
65,536 BY 8-BIT DYNAMIC RAM MODULE

RAS-only refresh timing



5 Dynamic RAM Modules

TI single-in-line package nomenclature



(88,9 x 16,5 mm)
 (3.5 x 0.65 inches)

Max Access
 - 12 120 ns
 - 15 150 ns

L 0°C to 70°C

General Information	1
Interchangeability Guide	2
Glossary/Timing Conventions/Data Sheet Structure	3
Dynamic RAMs	4
Dynamic RAM Modules	5
EPROMs/PROMs	6
ROMs	7
Military Products	8
Applications Information	9
Logic Symbols	10
Mechanical Data	11
ESD Guidelines	12



ATTENTION

These devices contain circuits to protect the inputs and outputs against damage due to high static voltages or electrostatic fields; however, it is advised that precautions be taken to avoid application of any voltage higher than maximum-rated voltages to these high-impedance circuits.

Unused inputs must always be connected to an appropriate logic voltage level, preferably either supply voltage or ground.


Additional information concerning the handling of ESD sensitive devices is provided in Section 12 in a document entitled "*Guidelines for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies.*"

TMS2732A

32,768-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

AUGUST 1983 — REVISED NOVEMBER 1985

- Organization . . . 4096 X 8
- Single 5-V Power Supply
- All Inputs and Outputs Are TTL Compatible
- Max Access/Min Cycle Time
 - TMS2732A-17 170 ns
 - TMS2732A-20 200 ns
 - TMS2732A-25 250 ns
 - TMS2732A-45 450 ns
- Low Standby Power Dissipation . . . 158 mW (Maximum)
- JEDEC Approved Pinout . . . Industry Standard
- 21-V Power Supply Required for Programming
- N-Channel Silicon-Gate Technology
- PEP4 Version Available with 168 Hour Burn-in and Guaranteed Operating Temperature Range from -10°C to 85°C (TMS2732A-...JP4)



PIN NOMENCLATURE	
A0-A11	Address Inputs
\bar{E}	Chip Enable
\bar{G}/V_{pp}	Output Enable/21 V
GND	Ground
Q1-Q8	Outputs
VCC	5-V Power Supply

description

The TMS2732A is an ultraviolet light-erasable, electrically programmable read-only memory. It has 32,768 bits organized as 4,096 words of 8-bit length. The TMS2732A only requires a single 5-volt power supply with a tolerance of $\pm 5\%$.

The TMS2732A provides two output control lines: Output Enable (\bar{G}) and Chip Enable (\bar{E}). This feature allows the \bar{G} control line to eliminate bus contention in multibus microprocessor systems. The TMS2732A has a power-down mode that reduces maximum power dissipation from 657 mW to 158 mW when the device is placed on standby.

This EPROM is supplied in a 24-pin dual-in-line ceramic package and is designed for operation from 0°C to 70°C.

6

EPROMs/PROMs

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



TMS2732A

32,768-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

operation

The six modes of operation for the TMS2732A are listed in the following table.

FUNCTION (PINS)	MODE					
	Read	Deselect	Power Down (Standby)	Program	Program Verification	Inhibit Programming
\bar{E} (18)	V_{IL}	X	V_{IH}	V_{IL}	V_{IL}	V_{IH}
\bar{G}/V_{PP} (20)	V_{IL}	V_{IH}	X	21 V	V_{IL}	21 V
V_{CC} (24)	5 V	5 V	5 V	5 V	5 V	5 V
Q1-Q8 (9 to 11, 13 to 17)	Q	HI-Z	HI-Z	D	Q	HI-Z

X = V_{IH} or V_{IL}

read

The two control pins (\bar{E} and \bar{G}/V_{PP}) must have low-level TTL signals in order to provide data at the outputs. Chip enable (\bar{E}) should be used for device selection. Output enable (\bar{G}/V_{PP}) should be used to gate data to the output pins.

power down

The power-down mode reduces the maximum power dissipation from 657 mW to 158 mW. A TTL high-level signal applied to \bar{E} selects the power-down mode. In this mode, the outputs assume a high-impedance state, independent of \bar{G}/V_{PP} .

program

The programming procedure for the TMS2732A is the same as that for the TMS2532, except that in the program mode, \bar{G}/V_{PP} is taken from a TTL low level to 21 V.

The program mode consists of the following sequence of events. With the level on \bar{G}/V_{PP} equal to 21 V, data to be programmed is applied in parallel to output pins Q8-Q1. The location to be programmed is addressed. Once data and addresses are stable, a 10-millisecond TTL low-level pulse is applied to \bar{E} . The maximum width of this pulse is 11 milliseconds. The programming pulse must be applied at each location that is to be programmed. Locations may be programmed in any order.

Several TMS2732As can be programmed simultaneously by connecting them in parallel and following the programming sequence previously described.

program verify

After the EPROM has been programmed, the programmed bits should be verified. To verify bit states, \bar{G}/V_{PP} and \bar{E} are set to V_{IL} .

program inhibit

The program inhibit is useful when programming multiple TMS2732As connected in parallel with different data. Program inhibit can be implemented by applying a high-level signal to \bar{E} of the device that is not to be programmed.


TMS2732A

32,768-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

erasure

The TMS2732A is erased by exposing the chip to shortwave ultraviolet light that has a wavelength of 253.7 nanometers (2537 angstroms). The recommended minimum exposure dose (UV intensity \times exposure time) is fifteen watt-seconds per square centimeter. The lamp should be located about 2.5 centimeters (1 inch) above the chip during erasure. After erasure, all bits are at a high level. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS2732A, the window should be covered with an opaque label.

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.3 V to 7 V
Supply voltage range, V_{PP}	-0.3 V to 22 V
Input voltage range (except program)	-0.3 V to 7 V
Output voltage range	-0.3 V to 7 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

TMS2732A

32,768-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

recommended operating conditions

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage (see Note 1)	4.75	5	5.25	V
V _{PP}	Supply voltage (see Note 2)	V _{CC}			V
V _{IH}	High-level input voltage	2		V _{CC} + 1	V
V _{IL}	Low-level input voltage	-0.1		0.8	V
T _A	Operating free-air temperature	0		70	°C

- NOTES: 1. V_{CC} must be applied before or at the same time as V_{pp} and removed after or at the same time as V_{pp}. The device must not be inserted into or removed from the board when V_{pp} or V_{CC} is applied.
 2. V_{pp} can be connected to V_{CC} directly (except in the program mode). V_{CC} supply current in this case would be I_{CC} + I_{pp}. During programming, V_{pp} must be maintained at 21 V (±0.5 V).

electrical characteristics over full ranges of recommended operating conditions

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
V _{OH}	High-level output voltage I _{OH} = -400 μA	2.4		V
V _{OL}	Low-level output voltage I _{OL} = 2.1 mA	0.45		V
I _I	Input current (leakage) V _I = 0 V to 5.25 V	±10		μA
I _O	Output current (leakage) V _O = 0.4 V to 5.25 V	±10		μA
I _{CC1}	V _{CC} supply current (standby) E at V _{IH} , G at V _{IL}	30		mA
I _{CC2}	V _{CC} supply current (active) E and G at V _{IL}	125		mA

capacitance over recommended supply voltage range and operating free-air temperature range, f = 1 MHz†

PARAMETER	TEST CONDITIONS	TYP‡	MAX	UNIT
C _i	Input capacitance All except G/V _{pp} G/V _{pp}	V _I = 0 V		pF
		4	6	
C _o	Output capacitance V _O = 0 V	8	12	pF

- † These parameters are tested on sample basis only.
 ‡ Typical values are at T_A = 25°C and nominal voltages.

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER	TEST CONDITIONS	TMS2732A-17		TMS2732A-20		TMS2732A-25		TMS2732A-45		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{a(A)}	Access time from address	170		200		250		450		ns
t _{a(E)}	Access time from E	170		200		250		450		ns
t _{en(G)}	Output enable time from G	65		70		100		150		ns
t _{dis} †	Output disable time from E or G, whichever occurs first	0	60	0	60	0	85	0	130	ns
t _{v(A)}	Output data valid time after change of address, E, or G, whichever occurs first	0		0		0		0		ns

- NOTE 3: The timing reference levels for inputs and outputs are 0.8 V and 2 V. Input pulse levels are 0.40 V and 2.4 V.
 † Value calculated from 0.5 V delta to measured output level. This parameter is only sampled and not 100% tested.

TMS2732A

32,768-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

recommended conditions for programming, $T_A = 25^\circ\text{C}$ (see Note 4)

		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	4.75	5	5.25	V
V_{PP}	Supply voltage	20.5	21	21.5	V
V_{IH}	High-level input voltage	2		$V_{CC} + 1$	V
V_{IL}	Low-level input voltage	-0.1		0.8	V
$t_w(E)$	\bar{E} pulse duration	9	10	11	ms
$t_{su}(A)$	Address setup time	2			μs
$t_{su}(D)$	Data setup time	2			μs
$t_{su}(V_{PP})$	V_{PP} setup time	2			μs
$t_h(A)$	Address hold time	0			μs
$t_h(D)$	Data hold time	2			μs
$t_h(V_{PP})$	V_{PP} hold time	2			μs
$t_{rec}(PG)$	V_{PP} recovery time	2			μs
$t_r(PG)G$	\bar{G} rise time during programming	50			ns
t_{EHD}	Delay time, data valid after \bar{E} low			1	μs

NOTE 4: When programming the TMS2732A, connect a 0.1 μF capacitor between V_{pp} and GND to suppress spurious voltage transients which may damage the device.

programming characteristics, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{IH}	High-level input voltage	2		$V_{CC} + 1$	V
V_{IL}	Low-level input voltage	-0.1		0.8	V
V_{OH}	High-level output voltage (verify)	$I_{OH} = -400 \mu\text{A}$	2.4		V
V_{OL}	Low-level output voltage (verify)	$I_{OL} = 2.1 \text{ mA}$		0.45	V
I_I	Input current (all inputs)	$V_I = V_{IL}$ or V_{IH}		10	μA
I_{PP}	Supply current	$\bar{E} = V_{IL}, \bar{G} = V_{PP}$		50	mA
I_{CC}	Supply current			125	mA
$t_{dis}(PR)$	Output disable time	0		130	ns

6

EPROMs/PROMs

PARAMETER MEASUREMENT INFORMATION






FIGURE 1. TYPICAL OUTPUT LOAD CIRCUIT

read cycle timing



standby mode




6

EPROMs/PROMs

TMS2732A
32,768-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

program cycle timing




TMS2764 65,536-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

JULY 1983 — REVISED NOVEMBER 1985

- Organization . . . 8192 X 8
- Single 5-V Power Supply
- Pin Compatible with TMS2732A EPROM
- All Inputs and Outputs Are TTL Compatible
- Max Access/Min Cycle Time
 - TMS2764-17 170 ns
 - TMS2764-20 200 ns
 - TMS2764-25 250 ns
 - TMS2764-45 450 ns
- Low Standby Power Dissipation . . .
184 mW (Maximum)
- JEDEC Approved Pinout
- 21-V Power Supply Required for Programming
- Fast Programming Algorithm
- N-Channel Silicon-Gate Technology
- PEP4 Version Available with 168 Hour Burn-in and Guaranteed Operating Temperature Range from -10°C to 85°C (TMS2764-...JP4)

**J PACKAGE
(TOP VIEW)**



PIN NOMENCLATURE	
AO-A12	Address Inputs
\bar{E}	Chip Enable
\bar{G}	Output Enable
GND	Ground
NC	No Connection
PGM	Program
Q1-Q8.	Outputs
VCC	5-V Power Supply
VPP	21-V Power Supply

description

The TMS2764 is an ultraviolet light-erasable, electrically programmable read-only memory. It has 65,536 bits organized as 8,192 words of 8-bit length. The TMS2764-17 only requires a single 5-volt power supply with a tolerance of $\pm 5\%$, and has a maximum access time of 170 ns. This access time is compatible with high-performance microprocessors.

The TMS2764 provides two output control lines: Output Enable (\bar{G}) and Chip Enable (\bar{E}). This feature allows the \bar{G} control line to eliminate bus contention in microprocessor systems. The TMS2764 has a power-down mode that reduces maximum power dissipation from 150 mA to 35 mA when the device is placed on standby.

This EPROM is supplied in a 28-pin, 15.2-mm (600-mil) dual-in-line ceramic package and is designed for operation from 0°C to 70°C.

operation

The six modes of operation for the TMS2764 are listed in the following table.

6

EPROMs/PROMs

TMS2764

65,536-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

FUNCTION (PINS)	MODE					
	Read	Output Disable	Power Down (Standby)	Fast Programming	Program Verification	Inhibit Programming
\bar{E} (20)	V _{IL}	X	V _{IH}	V _{IL}	V _{IL}	V _{IH}
\bar{G} (22)	V _{IL}	V _{IH}	X	V _{IH}	V _{IL}	X
PGM (27)	V _{IH}	V _{IH}	X	V _{IL}	V _{IH}	X
V _{PP} (1)	V _{CC}	V _{CC}	V _{CC}	V _{PP}	V _{PP}	V _{PP} or V _{CC}
V _{CC} (28)	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}
Q1-Q8 (11 to 13, 15 to 19)	Q	HI-Z	HI-Z	D	Q	HI-Z

X = V_{IH} or V_{IL}

read

The two control pins (\bar{E} and \bar{G}) must have low-level TTL signals in order to provide data at the outputs. Chip enable (\bar{E}) should be used for device selection. Output enable (\bar{G}) should be used to gate data to the output pins.

power down

The power-down mode reduces the maximum active current from 150 mA to 35 mA. A TTL high-level signal applied to \bar{E} selects the power-down mode. In this mode, the outputs assume a high-impedance state, independent of \bar{G} .

erasure

Before programming, the TMS2764 is erased by exposing the chip to shortwave ultraviolet light that has a wavelength of 253.7 nanometers (2537 angstroms). The recommended minimum exposure dose (UV intensity x exposure time) is fifteen watt-seconds per square centimeter. A typical 12 mW/cm² UV lamp will erase the device in approximately 20 minutes. The lamp should be located about 2.5 centimeters (1 inch) above the chip during erasure. After erasure, all bits are at a high level. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS2764, the window should be covered with an opaque label.

fast programming

Note that the application of a voltage in excess of 22 V to V_{pp} may damage the TMS2764.

After erasure, logic "0's" are programmed into the desired locations. Programming consists of the following sequence of events. With the level on V_{pp} equal to 21 V and \bar{E} at TTL low, data to be programmed is applied in parallel to output pins Q8-Q1. The location to be programmed is addressed. Once data and addresses are stable, a TTL low-level pulse is applied to PGM. Programming pulses must be applied at each location that is to be programmed. Locations may be programmed in any order.

Programming uses two types of programming pulse: Prime and Final. The length of the Prime pulse is 1 millisecond; this pulse is applied X times. After each application the byte being programmed is verified. If the correct data is read, the Final programming pulse is then applied, if correct data is not read, a further 1 millisecond programming pulse is applied up to a maximum X of 15. The Final programming pulse is 4X milliseconds long. This sequence of programming pulses and byte verification is done at V_{CC} = 6.0 V and V_{pp} = 21.0 V. When the full fast programming routine is complete, all bits are verified with V_{CC} = V_{pp} = 5 V. A flowchart of the fast programming routine is shown in Figure 1.

multiple device programming

Several TMS2764's can be programmed simultaneously by connecting them in parallel and following the programming sequence previously described.

program inhibit

The program inhibit is useful when programming multiple TMS2764's connected in parallel with different data. Program inhibit can be implemented by applying a high-level signal to \bar{E} or PGM of the device that is not to be programmed.





FIGURE 1. FAST PROGRAMMING FLOWCHART

TMS2764
65,536-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

logic symbol†



6

EPROMS/PROMS

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.6 V to 7 V
Supply voltage range, V_{pp}	-0.6 V to 22 V
Input voltage range	-0.6 V to 7 V
Output voltage range	-0.6 V to 7 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	4.75	5	5.25	V
V_{pp}	Supply voltage		V_{CC}		V
V_{IH}	High-level input voltage	2		$V_{CC}+1$	V
V_{IL}	Low-level input voltage (see Note 1)	-0.1		0.8	V
T_A	Operating free-air temperature	0		70	°C

NOTE 1: The algebraic convention, where the more negative (less positive) limit is designated as minimum is used in this data sheet for logic voltage levels only.

TMS2764

65,536-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

electrical characteristics over full ranges of recommended operating conditions

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
V _{OH}	High-level output voltage	I _{OH} = -400 μ A	2.4		V
V _{OL}	Low-level output voltage	I _{OL} = 2.1 mA	0.45		V
I _I	Input current (load)	V _I = 0 V to 5.25 V	\pm 10		μ A
I _O	Output current (leakage)	V _O = 0.4 V to 5.25 V	\pm 10		μ A
I _{PP1}	V _{PP} supply current (read)	V _{PP} = 5.25 V		15	mA
I _{PP2}	V _{PP} supply current (program)	\bar{E} and PGM at V _{IL}		50	mA
I _{CC1}	V _{CC} supply current (standby)	\bar{E} at V _{IH}		35	mA
I _{CC2}	V _{CC} supply current (active)	\bar{E} and \bar{G} at V _{IL}		150	mA

capacitance over recommended supply voltage range and operating free-air temperature range, f = 1 MHz[†]

PARAMETER		TEST CONDITIONS	TYP [‡]	MAX	UNIT
C _i	Input capacitance	V _I = 0 V	4	6	pF
C _o	Output capacitance	V _O = 0 V	8	12	pF

[†]Capacitance measurements are made on a sample basis only.

[‡]Typical values are at T_A = 25°C and nominal voltage.

switching characteristics over recommended supply voltage range and operating free-air temperature range, C_L = 100 pF, 1 Series 74 TTL load (see Note 2 and Figure 2)

PARAMETER		TMS2764-17		TMS2764-20		TMS2764-25		TMS2764-45		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{a(A)}	Access time from address	170		200		250		450		ns
t _{a(E)}	Access time from \bar{E}	170		200		250		450		ns
t _{en(G)}	Output enable time from \bar{G}	65		75		100		150		ns
t _{dis(G)} [‡]	Output disable time from \bar{G}	0	60	0	60	0	85	0	130	ns
t _{v(A)}	Output data valid time after change of address, \bar{E} , or \bar{G} , whichever occurs first	0		0		0		0		ns

NOTE 2: For all switching characteristics and timing measurements, input pulse levels are 0.40 V and 2.4 V. Input and output timing reference levels are 0.8 V and 2 V.

[‡]Value calculated from 0.5 volt delta to measured output level; t_{dis(G)} is specified from \bar{G} or \bar{E} , whichever occurs first. Refer to read cycle timing diagram. This parameter is only sampled and is not 100% tested.

TMS2764

65,536-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

recommended conditions for fast programming routine, $T_A = 25^\circ\text{C}$ (see Note 2 and fast programming cycle timing diagram)

		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage (see Note 3)	5.75	6	6.25	V
V_{PP}	Supply voltage (see Note 4)	20.5	21	21.5	V
$t_w(\text{IPGM})$	PGM initial program pulse duration (see Note 5)	0.95	1	1.05	ms
$t_w(\text{FPGM})$	PGM final pulse duration (see Note 6)	3.8		63	ms
$t_{su}(\text{A})$	Address setup time	2			μs
$t_{su}(\text{D})$	Data setup time	2			μs
$t_{su}(\text{VPP})$	V_{PP} setup time	2			μs
$t_{su}(\text{VCC})$	V_{CC} setup time	2			μs
$t_h(\text{A})$	Address hold time	0			μs
$t_h(\text{D})$	Data hold time	2			μs
$t_{su}(\text{E})$	\bar{E} setup time	2			μs
$t_{su}(\text{G})$	\bar{G} setup time	2			μs

fast programming characteristics, $T_A = 25^\circ\text{C}$ (see Note 2 and fast programming cycle timing diagram)


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{dis}(\text{G})\text{FP}$	Output disable time from \bar{G} (see Note 7)	0		130	ns
$t_{en}(\text{G})\text{FP}$	Output enable time from \bar{G}			150	

- NOTES:
- For all switching characteristics and timing measurements, input pulse levels are 0.40 V and 2.4 V. Input and output timing reference levels are 0.8 V and 2 V.
 - V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP} .
 - When programming the TMS2764, connect a 0.1 μF capacitor between V_{PP} and GND to suppress spurious voltage transients which may damage the device.
 - The initial program pulse duration tolerance is 1 ms \pm 5%.
 - The length of the Final pulse will vary from 3.8 ms to 63 ms depending on the number of Initial pulse applications (X).
 - This parameter is only sampled and is not 100% tested.

6

EPROMs/PROMs


PARAMETER MEASUREMENT INFORMATION



NOTE 8: $t_f \leq 20 \text{ ns}$ and $t_r \leq 20 \text{ ns}$.


FIGURE 2. TYPICAL OUTPUT LOAD CIRCUIT

read cycle timing



TMS2764
65,536-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

fast program cycle timing



ERASABLE PROGRAMMABLE READ-ONLY MEMORY

ENHANCED PERFORMANCE EPROMS — PEP4

- 168 hr \pm 8 hr Burn-in at 125°C
- Tested to 0.1% AQL
- Extended Temperature Range

Texas Instruments offers extended temperature range EPROMs which provide an enhanced degree of reliability.

The PEP4 designation signifies:

- Devices Subjected to Electrical Testing over a Temperature Range Exceeding Commercial Requirements.
- All Devices Have Received a 168 hr \pm 8 hr 125°C Burn-in with a PDA of 2%.

This combination results in an improved quality and reliability level for those applications which deem it necessary. The user benefits from improved long term cost realized through reduced system down-time.

PEP4 PRODUCT FAMILY

DEVICE	ORGANIZATION	MAXIMUM ACCESS TIME (ns)	V _{CC} SUPPLY VOLTAGE (V)		OPERATING TEMPERATURE RANGE (°C)
			MIN	MAX	
TMS2732A-__JP4	4096 X 8	250	4.5	5.5	-10 to 85
		450	4.5	5.5	-10 to 85
TMS2764-__JP4	8192 X 8	250	4.5	5.5	-10 to 85
		450	4.5	5.5	-10 to 85


ELECTRICAL CHARACTERISTICS

PEP4 EPROM devices meet or exceed all the electrical and timing parameters specified in the standard data sheet with the following exceptions.

PARAMETER		TMS2732A-__JP4 MAX	TMS2764-__JP4 MAX	UNIT
I _{CC1}	V _{CC} supply current (standby)	35	40	mA
I _{CC2}	V _{CC} supply current (active)	150		mA

- Organization . . . 8K × 8
- Single 5-V Power Supply
- Pin Compatible with Existing 64K EPROMs and TMS2732A
- All Inputs/Outputs Fully TTL Compatible
- Max Access/Min Cycle Time

'27C64-1,	'27C64-15	150 ns
'27C64-2,	'27C64-20	200 ns
'27C64,	'27C64-25	250 ns
'27C64-3,	'27C64-30	300 ns
'27C64-4,	'27C64-45	450 ns
- HVCMOS Technology
- 3-State Output Buffers
- 400 mV Guaranteed DC Noise Immunity with Standard TTL Loads
- Low Power Dissipation (V_{CC} = 5.25 V)
 - Active . . . 210 mW Worst Case
 - Standby . . . 1.4 mW Worst Case (CMOS-Input Levels)



PIN NOMENCLATURE	
A0-A12	Address Inputs
\bar{E}	Chip Enable/Power Down
\bar{G}	Output Enable
GND	Ground
NC	No Connection
PGM	Program
Q1-Q8	Outputs
VCC	5-V Power Supply
Vpp	12.5-V Power Supply

description

The TMS27C64 series are 65,536-bit, ultraviolet-light erasable, electrically programmable read-only memories. These devices are fabricated using HVCMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the use of external pull-up resistors, and each output can drive one Series 74 TTL circuit without external resistors. The data outputs are three-state for connecting multiple devices to a common bus. The TMS27C64 is pin compatible with existing 28-pin ROMs and EPROMs. It is offered in a dual-inline ceramic package (J suffix) rated for operation from 0°C to 70°C.

Since these EPROMs operate from a single 5-V supply (in the read mode), they are ideal for use in microprocessor-based systems. One other (12.5 V) supply is needed for programming, but all programming signals are TTL level. For programming outside the system, existing EPROM programmers can be used. Locations may be programmed singly, in blocks, or at random.

operation

There are seven modes of operation for the TMS27C64 listed on the following page. Read mode requires a single 5-V supply. All inputs are TTL level except for Vpp during programming (12.5 V) and 12 V on A9 for signature mode.

ADVANCE INFORMATION documents contain information on new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.

TMS27C64

65,536-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

FUNCTION (PINS)	MODE						
	Read	Output Disable	Standby	Programming	Verify	Program Inhibit	Signature Mode
\bar{E} (20)	V_{IL}	V_{IL}	V_{IH}	V_{IL}	V_{IL}	V_{IH}	V_{IL}
\bar{G} (22)	V_{IL}	V_{IH}	X^{\dagger}	V_{IH}	V_{IL}	X	V_{IL}
\overline{PGM} (27)	V_{IH}	V_{IH}	X	V_{IL}	V_{IH}	X	V_{IH}
V_{PP} (1)	V_{CC}	V_{CC}	V_{CC}	V_{PP}	V_{PP}	V_{PP}	V_{CC}
V_{CC} (28)	V_{CC}	V_{CC}	V_{CC}	V_{CC}	V_{CC}	V_{CC}	V_{CC}
A9 (24)	X	X	X	X	X	X	V_{H}^{\ddagger} V_{H}^{\ddagger}
A0 (10)	X	X	X	X	X	X	V_{IL} V_{IH}
Q1-Q8 (11-13, 15-19)	D_{OUT}	HI-Z	HI-Z	D_{IN}	D_{OUT}	HI-Z	CODE MFG DEVICE 97 07

$^{\dagger}X$ can be V_{IL} or V_{IH} .
 $^{\ddagger}V_{H} = 12 V \pm 0.5 V$.

6

EPROMs/PROMS

read/output disable

When the outputs of two or more TMS27C64's are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of the other devices. To read the output of the TMS27C64, a low-level signal is applied to the \bar{E} and \bar{G} pins. All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these pins. Output data is accessed at pins Q1 to Q8.

power down

Active I_{CC} current can be reduced from 40 mA to 500 μA (TTL-level inputs) or 250 μA (CMOS-level inputs) by applying a high TTL signal to the \bar{E} pin. In this mode all outputs are in the high-impedance state.

erasure

Before programming, the TMS27C64 is erased by exposing the chip through the transparent lid to high intensity ultraviolet light (wavelength 2537 angstroms). The recommended minimum exposure dose (UV intensity \times exposure time) is fifteen watt-seconds per square centimeter. A typical 12 milliwatt per square centimeter, filterless UV lamp will erase the device in 21 minutes. The lamp should be located about 2.5 centimeters above the chip during erasure. After erasure, all bits are in the high state. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS27C64, the window should be covered with an opaque label.

fast programming

After erasure (all bits in logic '1' state), logic '0's are programmed into the desired locations. A programmed '0' can only be erased by ultraviolet light. Data is presented in parallel (eight bits) on pins Q1 to Q8. Once addresses and data are stable, \overline{PGM} is pulsed. The programming mode is achieved when $V_{pp} = 12.5 V$, $\overline{PGM} = V_{IL}$, $V_{CC} = 6.0 V$, $\bar{G} = V_{IH}$, and $\bar{E} = V_{IL}$. More than one TMS27C64 can be programmed when the devices are connected in parallel. Locations can be programmed in any order.

Programming uses two types of programming pulses: Prime and Final. The length of the Prime pulse is 1 millisecond; this pulse is applied X times. After each Prime pulse, the byte being programmed is verified. If the correct data is read, the Final programming pulse is applied; if correct data is not read, an additional 1 millisecond pulse is applied up to a maximum X of 25. The Final programming pulse is 3X long. This sequence of programming and verification is performed at $V_{CC} = 6.0\text{ V}$ and $V_{pp} = 12.5\text{ V}$. When the full fast programming routine is complete, all bits are verified with $V_{CC} = V_{pp} = 5\text{ V}$ (see Figure 1).

program inhibit

Programming may be inhibited by maintaining a high level input on the \bar{E} pin or \overline{PGM} pin.

program verify

Programmed bits may be verified with $V_{pp} = 12.5\text{ V}$ when $\bar{G} = V_{IL}$, $\bar{E} = V_{IL}$ and $\overline{PGM} = V_{IH}$.

signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 (pin 24) is forced to $12\text{ V} \pm 0.5\text{ V}$. Two identifier bytes are accessed by A0 (pin 10) i.e., A0 = V_{IL} - manufacturer; A0 = V_{IH} - device. All other addresses must be held at V_{IL} . Each byte possesses odd parity on bit Q8. The manufacturer code for this device is 97, and the device code is 07.




FIGURE 1. FAST PROGRAMMING FLOWCHART

TMS27C64

65,536-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

recommended operating conditions

		TMS27C64-1 TMS27C64-2 TMS27C64			TMS27C64-15 TMS27C64-20 TMS27C64-25 TMS27C64-30 TMS27C64-45			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage (see Note 2)	4.75	5	5.25	4.5	5	5.5	V
V _{pp}	Supply voltage (see Note 3)	V _{CC}			V _{CC}			V
V _{IH}	High-level input voltage	TTL	2	V _{CC} +1	2	V _{CC} +1		V
		CMOS	V _{CC} -0.2	V _{CC} +0.2	V _{CC} -0.2	V _{CC} +0.2		V
V _{IL}	Low-level input voltage	TTL	-0.5	0.8	-0.5	0.8		V
		CMOS	GND-0.2	GND+0.2	GND-0.2	GND+0.2		V
T _A	Operating free-air temperature	0			70			°C

- NOTES: 2. V_{CC} must be applied before or at the same time as V_{pp} and removed after or at the same time as V_{pp}. The device must not be inserted into or removed from the board when V_{pp} or V_{CC} is applied.
3. V_{pp} can be connected to V_{CC} directly (except in the program mode). V_{CC} supply current in this case would be I_{CC} + I_{pp}. During programming, V_{pp} must be maintained at 12.5 V (±0.5 V).

electrical characteristics over full ranges of recommended operating conditions

PARAMETER		TEST CONDITIONS		MIN	TYP [†]	MAX	UNIT
V _{OH}	High-level output voltage	I _{OH} = -400 μA		2.4			V
V _{OL}	Low-level output voltage	I _{OL} = 2.1 mA				0.4	V
I _I	Input current (leakage)	V _I = 0 V to 5.5 V				± 10	μA
I _O	Output current (leakage)	V _O = 0 V to V _{CC}				± 10	μA
I _{pp1}	V _{pp} supply current	V _{pp} = V _{CC} = 5.5 V				100	μA
I _{pp2}	V _{pp} supply current (during program pulse)	V _{pp} = 13 V		30		50	mA
I _{CC1}	V _{CC} supply current (standby)	TTL-input level	V _{CC} = 5.5 V, \bar{E} = V _{IH}			500	μA
		CMOS-input level	V _{CC} = 5.5 V, \bar{E} = V _{CC}			250	μA
I _{CC2}	V _{CC} supply current (active)	V _{CC} = 5.5 V, \bar{E} = V _{IL} . t _{cycle} = minimum cycle time, outputs open		30		40	mA

[†]Typical values are at T_A = 25°C and nominal voltages.

capacitance over recommended supply voltage range and operating free-air temperature range, f = 1 MHz[†]

PARAMETER		TEST CONDITIONS		MIN	TYP [‡]	MAX	UNIT
C _I	Input capacitance	V _I = 0 V, f = 1 MHz		6		9	pF
C _O	Output capacitance	V _O = 0 V, f = 1 MHz		8		12	pF

[†]Capacitance measurements are made on sample basis only.

[‡]Typical values are at T_A = 25°C and nominal voltages.

TMS27C64
65,536-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

switching characteristics over full ranges of recommended operating conditions (see Note 4)

PARAMETER	TEST CONDITIONS (SEE NOTES 4 AND 5)	'27C64-1 '27C64-15		'27C64-2 '27C64-20		'27C64 '27C64-25		UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX		
		$t_a(A)$ Access time from address			150		200		
$t_a(E)$ Access time from chip enable	$C_L = 100$ pF, 1 Series 74 TTL Load, Input $t_r \leq 20$ ns, Input $t_f \leq 20$ ns		150		200		250	ns	
$t_{en}(G)$ Output enable time from \bar{G}			75		75		100	ns	
t_{dis} Output disable time from \bar{G} or \bar{E} , whichever occurs first†			0	60	0	60	0	60	ns
$t_{v(A)}$ Output data valid time after change of address, \bar{E} , or \bar{G} , whichever occurs first†			0		0		0		ns

PARAMETER	TEST CONDITIONS (SEE NOTES 4 AND 5)	'27C64-3 '27C64-30		'27C64-4 '27C64-45		UNIT	
		MIN	MAX	MIN	MAX		
		$t_a(A)$ Access time from address			300		
$t_a(E)$ Access time from chip enable	$C_L = 100$ pF, 1 Series 74 TTL Load, Input $t_r \leq 20$ ns, Input $t_f \leq 20$ ns		300		450	ns	
$t_{en}(G)$ Output enable time from \bar{G}			120		150	ns	
t_{dis} Output disable time from \bar{G} or \bar{E} , whichever occurs first†			0	105	0	130	ns
$t_{v(A)}$ Output data valid time after change of address, \bar{E} , or \bar{G} , whichever occurs first†			0		0		ns

† Value calculated from 0.5 V delta to measured output level. This parameter is only sampled and not 100% tested.

recommended timing requirements for programming, $T_A = 25^\circ\text{C}$, $V_{CC} = 6$ V, $V_{pp} = 12.5$ V (see Note 4)

		MIN	NOM	MAX	UNIT
$t_w(IPGM)$	Initial program pulse duration	0.95	1	1.05	ms
$t_w(FPGM)$	Final pulse duration	2.85		78.75	ms
$t_{su}(A)$	Address setup time		2		μs
$t_{su}(E)$	\bar{E} setup time		2		μs
$t_{su}(G)$	\bar{G} setup time		2		μs
$t_{dis}(G)$	Output disable time from \bar{G}		0	130	ns
$t_{en}(G)$	Output enable time from \bar{G}			150	ns
$t_{su}(D)$	Data setup time		2		μs
$t_{su}(V_{PP})$	V_{pp} setup time		2		μs
$t_{su}(V_{CC})$	V_{CC} setup time		2		μs
$t_h(A)$	Address hold time		0		μs
$t_h(D)$	Data hold time		2		μs

NOTES: 4. For all switching characteristics and timing measurements, input pulse levels are 0.40 V to 2.4 V and $V_{pp} = 12.5$ V ± 0.5 V during programming.

5. Common test conditions apply for $t_{dis}(G)$ except during programming.

6 EPROMs/PROMS

PARAMETER MEASUREMENT INFORMATION





FIGURE 2. OUTPUT LOAD CIRCUIT

read cycle timing




6

EPROMs/PROMs

TMS27C64
65,536-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

program cycle timing




TMS27C128

131,072-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

OCTOBER 1984 — REVISED NOVEMBER 1985

- Organization . . . 16K × 8
- Single 5-V Power Supply
- Pin Compatible with Existing 64K and 128K EPROMs
- All Inputs/Outputs Fully TTL Compatible
- Max Access/Min Cycle Time

'27C128-1,	'27C128-15	150 ns
'27C128-2,	'27C128-20	200 ns
'27C128,	'27C128-25	250 ns
'27C128-3,	'27C128-30	300 ns
'27C128-4,	'27C128-45	450 ns
- HVCMOS Technology
- 3-State Output Buffers
- 400 mV Guaranteed DC Noise Immunity with Standard TTL Loads
- Low Power Dissipation ($V_{CC} = 5.25$ V)
 - Active . . . 210 mW Worst Case
 - Standby . . . 1.4 mW Worst Case (CMOS-Input Levels)



PIN NOMENCLATURE	
A0-A13	Address Inputs
\bar{E}	Chip Enable/Power Down
\bar{G}	Output Enable
GND	Ground
\overline{PGM}	Program
Q1-Q8	Outputs
VCC	5-V Power Supply
Vpp	12.5-V Power Supply

description

The TMS27C128 series are 131,072-bit, ultraviolet-light erasable, electrically programmable read-only memories. These devices are fabricated using HVCMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the use of external pull-up resistors, and each output can drive one Series 74 TTL circuit without external resistors. The data outputs are three state for connecting multiple devices to a common bus. The TMS27C128 is pin compatible with existing 28-pin ROMs and EPROMs. It is offered in a dual-inline ceramic package (J suffix) rated for operation from 0°C to 70°C.

Since these EPROMs operate from a single 5-V supply (in the read mode), they are ideal for use in microprocessor-based systems. One other (12.5 V) supply is needed for programming, but all programming signals are TTL level. For programming outside the system, existing EPROM programmers can be used. Locations may be programmed singly, in blocks, or at random.

operation

There are seven modes of operation for the TMS27C128 listed on the following page. Read mode requires a single 5-V supply. All inputs are TTL level except for Vpp during programming (12.5 V) and 12 V on A9 for signature mode.

6
EPROMs/PROMs

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TMS27C128

131,072-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

FUNCTION (PINS)	MODE								
	Read	Output Disable	Standby	Programming	Verify	Program Inhibit	Signature Mode		
\bar{E} (20)	V _{IL}	V _{IL}	V _{IH}	V _{IL}	V _{IL}	V _{IH}	V _{IL}		
\bar{G} (22)	V _{IL}	V _{IH}	X [†]	V _{IH}	V _{IL}	X	V _{IL}		
\overline{PGM} (27)	V _{IH}	V _{IH}	X	V _{IL}	V _{IH}	X	V _{IH}		
V _{PP} (1)	V _{CC}	V _{CC}	V _{CC}	V _{PP}	V _{PP}	V _{PP}	V _{CC}		
V _{CC} (28)	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}		
A ₉ (24)	X	X	X	X	X	X	V _H [‡]	V _H [‡]	
A ₀ (10)	X	X	X	X	X	X	V _{IL}	V _{IH}	
Q1-Q8 (11-13, 15-19)	D _{OUT}	HI-Z	HI-Z	D _{IN}	D _{OUT}	HI-Z	CODE		
							MFG	DEVICE	
							97	83	

[†]X can be V_{IL} or V_{IH}.
[‡]V_H = 12 V ± 0.5 V.

6

EPROMS/PROMS

read/output disable

When the outputs of two or more TMS27C128's are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of the other devices. To read the output of the TMS27C128, a low-level signal is applied to the \bar{E} and \bar{G} pins. All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these pins. Output data is accessed at pins Q1 to Q8.

power down

Active I_{CC} current can be reduced from 40 mA to 500 μ A (TTL-level inputs) or 250 μ A (CMOS-level inputs) by applying a high TTL signal to the \bar{E} pin. In this mode all outputs are in the high-impedance state.

erasure

Before programming, the TMS27C128 is erased by exposing the chip through the transparent lid to high intensity ultraviolet light (wavelength 2537 angstroms). The recommended minimum exposure dose (UV intensity \times exposure time) is fifteen watt-seconds per square centimeter. A typical 12 milliwatt per square centimeter, filterless UV lamp will erase the device in 21 minutes. The lamp should be located about 2.5 centimeters above the chip during erasure. After erasure, all bits are in the high state. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS27C128, the window should be covered with an opaque label.

fast programming

After erasure (all bits are in logic '1' state), logic '0's are programmed into the desired locations. A programmed '0' can only be erased by ultraviolet light. Data is presented in parallel (eight bits) on pins Q1 to Q8. Once addresses and data are stable, \overline{PGM} is pulsed. The programming mode is achieved when V_{pp} = 12.5 V, \overline{PGM} = V_{IL}, V_{CC} = 6.0 V, \bar{G} = V_{IH}, and \bar{E} = V_{IL}. More than one TMS27C128 can be programmed when the devices are connected in parallel. Locations can be programmed in any order.

Programming uses two types of programming pulses: Prime and Final. The length of the Prime pulse is 1 millisecond; this pulse is applied X times. After each Prime pulse, the byte being programmed is verified. If the correct data is read, the Final programming pulse is applied; if correct data is not read, an additional 1 millisecond pulse is applied up to a maximum X of 25. The Final programming pulse is 3X long. This sequence of programming and verification is performed at $V_{CC} = 6.0\text{ V}$ and $V_{pp} = 12.5\text{ V}$. When the full fast programming routine is complete, all bits are verified with $V_{CC} = V_{pp} = 5\text{ V}$ (see Figure 1).

program inhibit

Programming may be inhibited by maintaining a high level input on the \bar{E} pin or $\overline{\text{PGM}}$ pin.

program verify

Programmed bits may be verified with $V_{pp} = 12.5\text{ V}$ when $\bar{G} = V_{IL}$, $\bar{E} = V_{IL}$, and $\overline{\text{PGM}} = V_{IH}$.

signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 (pin 24) is forced to $12\text{ V} \pm 0.5\text{ V}$. Two identifier bytes are accessed by A0 (pin 10) i.e., A0 = V_{IL} - manufacturer; A0 = V_{IH} - device. All other addresses must be held at V_{IL} . Each byte possesses odd parity on bit Q8. The manufacturer code for this device is 97, and the device code is 83.





FIGURE 1. FAST PROGRAMMING FLOWCHART

TMS27C128 131,072-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

logic symbol†



6

EPROMS/PROMS

†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC} (see Note 1)	-0.6 V to 7 V
Supply voltage range, V _{pp} (see Note 1)	-0.6 V to 14 V
Input voltage range (see Note 1): All inputs except A ₉	-0.6 V to 6.5 V
A ₉	-0.6 V to 13.5 V
Output voltage range (see Note 1)	-0.6 V to V _{CC} +1 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

†Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Under absolute maximum ratings, voltage values are with respect to GND.

TMS27C128

131,072-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

recommended operating conditions

		TMS27C128-1 TMS27C128-2 TMS27C128 TMS27C128-3 TMS27C128-4			TMS27C128-15 TMS27C128-20 TMS27C128-25 TMS27C128-30 TMS27C128-45			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage (see Note 2)	4.75	5	5.25	4.5	5	5.5	V
V _{PP}	Supply voltage (see Note 3)	V _{CC}			V _{CC}			V
V _{IH}	High-level input voltage	TTL	2	V _{CC} +1	2	V _{CC} +1	V	
		CMOS	V _{CC} -0.2	V _{CC} +0.2	V _{CC} -0.2	V _{CC} +0.2	V	
V _{IL}	Low-level input voltage	TTL	-0.5	0.8	-0.5	0.8	V	
		CMOS	GND-0.2	GND+0.2	GND-0.2	GND+0.2	V	
T _A	Operating free-air temperature	0			70			°C

- NOTES: 2. V_{CC} must be applied before or at the same time as V_{pp} and removed after or at the same time as V_{pp}. The device must not be inserted into or removed from the board when V_{pp} or V_{CC} is applied.
3. V_{pp} can be connected to V_{CC} directly (except in the program mode). V_{CC} supply current in this case would be I_{CC} + I_{pp}. During programming, V_{pp} must be maintained at 12.5 V (±0.5V).

electrical characteristics over full ranges of recommended operating conditions

PARAMETER		TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
V _{OH}	High-level output voltage	I _{OH} = -400 μA	2.4			V
V _{OL}	Low-level output voltage	I _{OL} = 2.1 mA			0.4	V
I _I	Input current (leakage)	V _I = 0 V to 5.5 V			±10	μA
I _O	Output current (leakage)	V _O = 0 V to V _{CC}			±10	μA
I _{PP1}	V _{pp} supply current	V _{PP} = V _{CC} = 5.5 V			100	μA
I _{PP2}	V _{pp} supply current (during program pulse)	V _{PP} = 13 V	30		50	mA
I _{CC1}	V _{CC} supply current (standby)	TTL-input level	V _{CC} = 5.5 V, \bar{E} = V _{IH}		500	μA
		CMOS-input level	V _{CC} = 5.5 V, \bar{E} = V _{CC}		250	μA
I _{CC2}	V _{CC} supply current (active)	V _{CC} = 5.5 V, \bar{E} = V _{IL} , t _{cycle} = minimum cycle time, outputs open	30		40	mA

[†]Typical values are at T_A = 25°C and nominal voltages.

capacitance over recommended supply voltage range and operating free-air temperature range, f = 1 MHz[†]

PARAMETER		TEST CONDITIONS	MIN	TYP [‡]	MAX	UNIT
C _i	Input capacitance	V _I = 0 V, f = 1 MHz	6		9	pF
C _o	Output capacitance	V _O = 0 V, f = 1 MHz	8		12	pF

[†]Capacitance measurements are made on sample basis only.

[‡]Typical values are at T_A = 25°C and nominal voltages.

TMS27C128
131,072-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

switching characteristics over full ranges of recommended operating conditions (see Note 4)

PARAMETER	TEST CONDITIONS (SEE NOTES 4 AND 5)	'27C128-1	'27C128-2	'27C128	UNIT
		'27C128-15 MIN MAX	'27C128-20 MIN MAX	'27C128-25 MIN MAX	
$t_{a(A)}$ Access time from address	$C_L = 100$ pF, 1 Series 74 TTL Load, Input $t_r \leq 20$ ns, Input $t_f \leq 20$ ns	150	200	250	ns
$t_{a(E)}$ Access time from chip enable		150	200	250	ns
$t_{en(G)}$ Output enable time from \overline{G}		75	75	100	ns
t_{dis} Output disable time from \overline{E} or \overline{E} , whichever occurs first [†]		0 60	0 60	0 60	ns
$t_{v(A)}$ Output data valid time after change of address, \overline{E} , or \overline{G} , whichever occurs first [†]		0	0	0	ns

PARAMETER	TEST CONDITIONS (SEE NOTES 4 AND 5)	'27C128-3	'27C128-4	UNIT
		'27C128-30 MIN MAX	'27C128-45 MIN MAX	
$t_{a(A)}$ Access time from address	$C_L = 100$ pF, 1 Series 74 TTL Load, Input $t_r \leq 20$ ns, Input $t_f \leq 20$ ns	300	450	ns
$t_{a(E)}$ Access time from chip enable		300	450	ns
$t_{en(G)}$ Output enable time from \overline{G}		120	150	ns
t_{dis} Output disable time from \overline{G} or \overline{E} , whichever occurs first [†]		0 105	0 130	ns
$t_{v(A)}$ Output data valid time after change of address, \overline{E} , or \overline{G} , whichever occurs first [†]		0	0	ns

[†]Value calculated from 0.5 V delta to measured output level. This parameter is only sampled and not 100% tested.

recommended timing requirements for programming, $T_A = 25^\circ\text{C}$, $V_{CC} = 6$ V, $V_{pp} = 12.5$ V (see Note 4)

	MIN	NOM	MAX	UNIT
$t_w(\text{IPGM})$ Initial program pulse duration	0.95	1	1.05	ms
$t_w(\text{FPGM})$ Final pulse duration	2.85		78.75	ms
$t_{su(A)}$ Address setup time	2			μs
$t_{su(E)}$ \overline{E} setup time	2			μs
$t_{su(G)}$ \overline{G} setup time	2			μs
$t_{dis(G)}$ Output disable time from \overline{G}	0		130	ns
$t_{en(G)}$ Output enable time from \overline{G}			150	ns
$t_{su(D)}$ Data setup time	2			μs
$t_{su(VPP)}$ V_{pp} setup time	2			μs
$t_{su(VCC)}$ V_{CC} setup time	2			μs
$t_h(A)$ Address hold time	0			μs
$t_h(D)$ Data hold time	2			μs

- NOTES: 4. For all switching characteristics and timing measurements, input pulse levels are 0.40 V to 2.4 V and $V_{pp} = 12.5$ V \pm 0.5 V during programming.
 5. Common test conditions apply for $t_{dis(G)}$ except during programming.

6 EPROMS/PROMS

PARAMETER MEASUREMENT INFORMATION






FIGURE 2. OUTPUT LOAD CIRCUIT

read cycle timing



TMS27C128
131,072-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

program cycle timing




TMS27C256 262,144-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SEPTEMBER 1984 — REVISED NOVEMBER 1985

- Organization . . . 32K × 8
- Single 5-V Power Supply
- Pin Compatible with Existing 128K and 256K EPROMs
- All Inputs/Outputs Fully TTL Compatible
- Max Access/Min Cycle Time

'27C256-1,	'27C256-17	170 ns
'27C256-2,	'27C256-20	200 ns
'27C256,	'27C256-25	250 ns
'27C256-3,	'27C256-30	300 ns
'27C256-4,	'27C256-45	450 ns
- HVCMOS Technology
- 3-State Output Buffers
- 400 mV Guaranteed DC Noise Immunity with Standard TTL Loads
- Low Power Dissipation ($V_{CC} = 5.25\text{ V}$)
 - Active . . . 210 mW Worst Case
 - Standby . . . 1.4 mW Worst Case (CMOS-Input Levels)



PIN NOMENCLATURE	
A0-A14	Address Inputs
\bar{E}	Chip Enable/Power Down
\bar{G}	Output Enable
GND	Ground
Q1-Q8	Outputs
Vcc	5-V Power Supply
Vpp	12.5-V Power Supply

description

The TMS27C256 series are 262,144-bit, ultraviolet-light erasable, electrically programmable read-only memories. These devices are fabricated using HVCMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the use of external pull-up resistors, and each output can drive one Series 74 TTL circuit without external resistors. The data outputs are three state for connecting multiple devices to a common bus. The TMS27C256 is pin compatible with existing 28-pin ROMs and EPROMs. It is offered in a dual-inline ceramic package (J suffix) rated for operation from 0°C to 70°C.

Since these EPROMs operate from a single 5-V supply (in the read mode), they are ideal for use in microprocessor-based systems. One other (12.5 V) supply is needed for programming, but all programming signals are TTL level. For programming outside the system, existing EPROM programmers can be used. Locations may be programmed singly, in blocks, or at random.

operation

There are seven modes of operation for the TMS27C256 listed on the following page. Read mode requires a single 5-V supply. All inputs are TTL level except for Vpp during programming (12.5 V) and 12 V on A9 for signature mode.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

Copyright © 1985, Texas Instruments Incorporated

TMS27C256

262,144-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

FUNCTION (PINS)	MODE						
	Read	Output Disable	Standby	Programming	Verify	Program Inhibit	Signature Mode
\bar{E} (20)	V _{IL}	V _{IL}	V _{IH}	V _{IL}	V _{IH}	V _{IH}	V _{IL}
\bar{G} (22)	V _{IL}	V _{IH}	X [†]	V _{IH}	V _{IL}	V _{IH}	V _{IL}
V _{PP} (1)	V _{CC}	V _{CC}	V _{CC}	V _{PP}	V _{PP}	V _{PP}	V _{CC}
V _{CC} (28)	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}
A ₉ (24)	X	X	X	X	X	X	V _H [‡] V _H [‡]
A ₀ (10)	X	X	X	X	X	X	V _{IL} V _{IH}
Q1-Q8 (11-13, 15-19)	D _{OUT}	HI-Z	HI-Z	D _{IN}	D _{OUT}	HI-Z	CODE MFG DEVICE 97 04

[†]X can be V_{IL} or V_{IH}.
[‡]V_H = 12 V ± 0.5 V.

read/output disable

When the outputs of two or more TMS27C256's are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of the other devices. To read the output of the TMS27C256, a low-level signal is applied to the \bar{E} and \bar{G} pins. All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these pins. Output data is accessed at pins Q1 to Q8.

power down

Active I_{CC} current can be reduced from 40 mA to 500 μ A (TTL-level inputs) or 250 μ A (CMOS-level inputs) by applying a high TTL signal to the \bar{E} pin. In this mode all outputs are in the high-impedance state.

erasure

Before programming, the TMS27C256 is erased by exposing the chip through the transparent lid to high intensity ultraviolet light (wavelength 2537 angstroms). The recommended minimum exposure dose (UV intensity \times exposure time) is fifteen watt-seconds per square centimeter. A typical 12 milliwatt per square centimeter, filterless UV lamp will erase the device in 21 minutes. The lamp should be located about 2.5 centimeters above the chip during erasure. After erasure, all bits are in the high state. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS27C256, the window should be covered with an opaque label.

fast programming

After erasure (all bits in logic '1' state), logic '0's are programmed into the desired locations. A programmed '0' can only be erased by ultraviolet light. Data is presented in parallel (eight bits) on pins Q1 to Q8. Once addresses and data are stable, \bar{E} is pulsed. The programming mode is achieved when V_{pp} = 12.5 V, V_{CC} = 6.0 V, \bar{G} = V_{IH}, and \bar{E} = V_{IL}. More than one TMS27C256 can be programmed when the devices are connected in parallel. Locations can be programmed in any order.

Programming uses two types of programming pulses: Prime and Final. The length of the Prime pulse is 1 millisecond; this pulse is applied X times. After each Prime pulse, the byte being programmed is verified. If the correct data is read, the Final programming pulse is applied; if correct data is not read, an additional

TMS27C256

262,144-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

1 millisecond pulse is applied up to a maximum X of 25. The Final programming pulse is 3X long. This sequence of programming and verification is performed at $V_{CC} = 6.0\text{ V}$ and $V_{pp} = 12.5\text{ V}$. When the full fast programming routine is complete, all bits are verified with $V_{CC} = V_{pp} = 5\text{ V}$ (see Figure 1).

program inhibit

Programming may be inhibited by maintaining a high level input on the \bar{E} pin.

program verify

Programmed bits may be verified with $V_{pp} = 12.5\text{ V}$ when $\bar{G} = V_{IL}$, and $\bar{E} = V_{IH}$.

signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 (pin 24) is forced to $12\text{ V} \pm 0.5\text{ V}$. Two identifier bytes are accessed by A0 (pin 10) i.e., A0 = V_{IL} - manufacturer; A0 = V_{IH} - device. All other addresses must be held at V_{IL} . Each byte possesses odd parity on bit Q8. The manufacturer code for this device is 97, and the device code is 04.




FIGURE 1. FAST PROGRAMMING FLOWCHART

TMS27C256

262,144-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

recommended operating conditions

		TMS27C256-1 TMS27C256-2 TMS27C256 TMS27C256-3 TMS27C256-4			TMS27C256-17 TMS27C256-20 TMS27C256-25 TMS27C256-30 TMS27C256-45			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage (see Note 2)	4.75	5	5.25	4.5	5	5.5	V
V _{PP}	Supply voltage (see Note 3)	V _{CC}			V _{CC}			V
V _{IH}	High-level input voltage	TTL	2	V _{CC} +1	2	V _{CC} +1		V
		CMOS	V _{CC} -0.2	V _{CC} +0.2	V _{CC} -0.2	V _{CC} +0.2		V
V _{IL}	Low-level input voltage	TTL	-0.5	0.8	-0.5	0.8		V
		CMOS	GND-0.2	GND+0.2	GND-0.2	GND+0.2		V
T _A	Operating free-air temperature	0			70			°C

- NOTES: 2. V_{CC} must be applied before or at the same time as V_{PP} and removed after or at the same time as V_{PP}. The device must not be inserted into or removed from the board when V_{PP} or V_{CC} is applied.
3. V_{PP} can be connected to V_{CC} directly (except in the program mode). V_{CC} supply current in this case would be I_{CC}+I_{PP}. During programming, V_{PP} must be maintained at 12.5 V (±0.5 V).

electrical characteristics over full ranges of recommended operating conditions

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT
V _{OH}	High-level output voltage	I _{OH} = -400 μA		2.4			V
V _{OL}	Low-level output voltage	I _{OL} = 2.1 mA				0.4	V
I _I	Input current (leakage)	V _I = 0 V to 5.5 V				±10	μA
I _O	Output current (leakage)	V _O = 0 V to V _{CC}				±10	μA
I _{PP1}	V _{PP} supply current	V _{PP} = V _{CC} = 5.5 V				100	μA
I _{PP2}	V _{PP} supply current (during program pulse)	V _{PP} = 13 V		35		50	mA
I _{CC1}	V _{CC} supply current (standby)	TTL-input level	V _{CC} = 5.5 V, \bar{E} = V _{IH}			500	μA
		CMOS-input level	V _{CC} = 5.5 V, \bar{E} = V _{CC}			250	μA
I _{CC2}	V _{CC} supply current (active)	V _{CC} = 5.5 V, \bar{E} = V _{IL} , t _{cycle} = minimum cycle time, outputs open		30		40	mA

†Typical values are at T_A = 25°C and nominal voltages.

TMS27C256

262,144-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

capacitance over recommended supply voltage range and operating free-air temperature range,
 $f = 1 \text{ MHz}^\dagger$

PARAMETER	TEST CONDITIONS	MIN	TYP [‡]	MAX	UNIT
C_i Input capacitance	$V_I = 0 \text{ V}, f = 1 \text{ MHz}$		6	9	pF
C_o Output capacitance	$V_O = 0 \text{ V}, f = 1 \text{ MHz}$		8	12	pF

[†]Capacitance measurements are made on sample basis only.

[‡]Typical values are at $T_A = 25^\circ\text{C}$ and nominal voltages.

switching characteristics over full ranges of recommended operating conditions (see Note 4)

PARAMETER	TEST CONDITIONS (SEE NOTES 4 AND 5)	'27C256-1 '27C256-17		'27C256-2 '27C256-20		'27C256 '27C256-25		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
$t_{a(A)}$ Access time from address	$C_L = 100 \text{ pF}$, 1 Series 74 TTL Load, Input $t_r \leq 20 \text{ ns}$, Input $t_f \leq 20 \text{ ns}$	170		200		250		ns
$t_{a(E)}$ Access time from chip enable		170		200		250		ns
$t_{en(G)}$ Output enable time from \overline{G}		75		75		100		ns
t_{dis} Output disable time from \overline{G} or \overline{E} , whichever occurs first [†]		0 60		0 60		0 60		ns
$t_{v(A)}$ Output data valid time after change of address, \overline{E} , or \overline{G} , whichever occurs first [†]		0		0		0		ns

PARAMETER	TEST CONDITIONS (SEE NOTES 4 AND 5)	'27C256-3 '27C256-30		'27C256-4 '27C256-45		UNIT
		MIN	MAX	MIN	MAX	
$t_{a(A)}$ Access time from address	$C_L = 100 \text{ pF}$, 1 Series 74 TTL Load, Input $t_r \leq 20 \text{ ns}$, Input $t_f \leq 20 \text{ ns}$	300		450		ns
$t_{a(E)}$ Access time from chip enable		300		450		ns
$t_{en(G)}$ Output enable time from \overline{G}		120		150		ns
t_{dis} Output disable time from \overline{G} or \overline{E} , whichever occurs first [†]		0 105		0 130		ns
$t_{v(A)}$ Output data valid time after change of address, \overline{E} , or \overline{G} , whichever occurs first [†]		0		0		ns

[†]Value calculated from 0.5 V delta to measured output level. This parameter is only sampled and not 100% tested.

6

EPROMS/PROMS

TMS27C256
262,144-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

recommended timing requirements for programming, $T_A = 25^\circ\text{C}$, $V_{CC} = 6\text{ V}$, $V_{pp} = 12.5\text{ V}$
 (see Note 4)

		MIN	NOM	MAX	UNIT
$t_w(\text{IPGM})$	Initial program pulse duration	0.95	1	1.05	ms
$t_w(\text{FPGM})$	Final pulse duration	2.85		78.75	ms
$t_{su}(\text{A})$	Address setup time	2			μs
$t_{su}(\text{G})$	\bar{G} setup time	2			μs
$t_{dis}(\text{G})$	Output disable time from \bar{G}	0		130	ns
$t_{en}(\text{G})$	Output enable time from \bar{G}			150	ns
$t_{su}(\text{D})$	Data setup time	2			μs
$t_{su}(\text{VPP})$	V_{pp} setup time	2			μs
$t_{su}(\text{VCC})$	V_{CC} setup time	2			μs
$t_h(\text{A})$	Address hold time	0			μs
$t_h(\text{D})$	Data hold time	2			μs

- NOTES: 4. For all switching characteristics and timing measurements, input pulse levels are 0.40 V to 2.4 V and $V_{pp} = 12.5\text{ V} \pm 0.5\text{ V}$ during programming.
 5. Common test conditions apply for $t_{dis}(\text{G})$ except during programming.

PARAMETER MEASUREMENT INFORMATION





FIGURE 2. OUTPUT LOAD CIRCUIT


6
EPROMs/PROMs

TMS27C256
262,144-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

read cycle timing



program cycle timing




9

EPROMs/PROMs

- Organization . . . 64K × 8
- Single 5-V Power Supply
- Pin Compatible with Existing 512K EPROMs
- All Inputs/Outputs Fully TTL Compatible
- Max Access/Min Cycle Time

'27C512-2,	'27C512-20	200 ns
'27C512,	'27C512-25	250 ns
'27C512-3,	'27C512-30	300 ns
'27C512-4,	'27C512-45	450 ns
- HVC MOS Technology
- 3-State Output Buffers
- 400 mV Guaranteed DC Noise Immunity with Standard TTL Loads
- Low Power Dissipation ($V_{CC} = 5.25\text{ V}$)
 - Active . . . 263 mW Worst Case
 - Standby . . . 1.4 mW Worst Case (CMOS-Input Levels)



PIN NOMENCLATURE	
A0-A15	Address Inputs
\bar{E}	Chip Enable/Power Down
GND	Ground
Q1-Q8	Outputs
VCC	5-V Power Supply
\bar{G}/V_{pp}	12.5-V Power Supply/ Output Enable


description

The TMX27C512 series are 524,288-bit, ultraviolet-light erasable, electrically programmable read-only memories. These devices are fabricated using HVC MOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the use of external pull-up resistors, and each output can drive one Series 74 TTL circuit without external resistors. The data outputs are three state for connecting multiple devices to a common bus. The TMX27C512 is pin compatible with existing 28-pin ROMs and EPROMs. It is offered in a dual-in-line ceramic package (J suffix) rated for operation from 0°C to 70°C.

Since these EPROMs operate from a single 5-V supply (in the read mode), they are ideal for use in microprocessor-based systems. One other (12.5 V) supply is needed for programming, but all programming signals are TTL level. For programming outside the system, existing EPROM programmers can be used. Locations may be programmed singly, in blocks, or at random.

6
EPROMs/PROMs

- Organization . . . 4096 X 8
- Single 5-V Power Supply
- All Inputs and Outputs Are TTL Compatible
- Max Access/Min Cycle Time
TMS27P32A-25 250 ns
TMS27P32A-30 300 ns
TMS27P32A-45 450 ns
- Low Standby Power Dissipation . . .
158 mW (Maximum)
- JEDEC Approved Pinout . . . Industry
Standard
- 21-V Power Supply Required for
Programming
- N-Channel Silicon-Gate Technology



description

The TMS27P32A is a one-time, electrically programmable read-only memory. It has 32,768 bits organized as 4,096 words of 8-bit length. The TMS27P32A only requires a single 5-volt power supply with a tolerance of $\pm 5\%$.

The TMS27P32A provides two output control lines: Output Enable (\bar{G}) and Chip Enable (\bar{E}). This feature allows the \bar{G} control line to eliminate bus contention in multibus microprocessor systems. The TMS27P32A has a power-down mode that reduces maximum power dissipation from 657 mW to 158 mW when the device is placed on standby.

This PROM is supplied in a 24-pin dual-in-line plastic package and is designed for operation from 0°C to 70°C.

operation

The six modes of operation for the TMS27P32A are listed in the following table.

FUNCTION (PINS)	MODE					
	Read	Deselect	Power Down (Standby)	Program	Program Verification	Inhibit Programming
\bar{E} (18)	V _{IL}	X	V _{IH}	V _{IL}	V _{IL}	V _{IH}
\bar{G}/V_{PP} (20)	V _{IL}	V _{IH}	X	21 V	V _{IL}	21 V
V _{CC} (24)	5 V	5 V	5 V	5 V	5 V	5 V
Q1-Q8 (9 to 11, 13 to 17)	Q	HI-Z	HI-Z	D	Q	HI-Z

X = V_{IH} or V_{IL}

PIN NOMENCLATURE	
A0-A11	Address Inputs
\bar{E}	Chip Enable
\bar{G}/V_{PP}	Output Enable/21 V
GND	Ground
Q1-Q8	Outputs
V _{CC}	5-V Power Supply

TMS27P32A

32,768-BIT PROGRAMMABLE READ-ONLY MEMORY

read

The two control pins (\bar{E} and \bar{G}/V_{pp}) must have low-level TTL signals in order to provide data at the outputs. Chip enable (\bar{E}) should be used for device selection. Output enable (\bar{G}/V_{pp}) should be used to gate data to the output pins.

power down

The power-down mode reduces the maximum power dissipation from 657 mW to 158 mW. A TTL high-level signal applied to \bar{E} selects the power-down mode. In this mode, the outputs assume a high-impedance state, independent of \bar{G}/V_{pp} .

program

The programming procedure for the TMS27P32A is the same as that for the TMS2732A.

The program mode consists of the following sequence of events. With the level on \bar{G}/V_{pp} equal to 21 V, data to be programmed is applied in parallel to output pins Q8-Q1. The location to be programmed is addressed. Once data and addresses are stable, a 10-millisecond TTL low-level pulse is applied to \bar{E} . The maximum width of this pulse is 11 milliseconds. The programming pulse must be applied at each location that is to be programmed. Locations may be programmed in any order.

Several TMS27P32As can be programmed simultaneously by connecting them in parallel and following the programming sequence previously described.

program verify


After the PROM has been programmed, the programmed bits should be verified. To verify bit states, \bar{G}/V_{pp} and \bar{E} are set to V_{IL} .

program inhibit

The program inhibit is useful when programming multiple TMS27P32As connected in parallel with different data. Program inhibit can be implemented by applying a high-level signal to \bar{E} of the device that is not to be programmed.

TMS27P32A
32,768-BIT PROGRAMMABLE READ-ONLY MEMORY

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, VCC	-0.3 V to 7 V
Supply voltage range, Vpp	-0.3 V to 22 V
Input voltage range (except program)	-0.3 V to 7 V
Output voltage range	-0.3 V to 7 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 125°C

[†] Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

TMS27P32A

32,768-BIT PROGRAMMABLE READ-ONLY MEMORY

recommended operating conditions

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage (see Note 1)	4.75	5	5.25	V
V _{PP}	Supply voltage (see Note 2)	V _{CC}			V
V _{IH}	High-level input voltage	2	V _{CC} +1		V
V _{IL}	Low-level input voltage	-0.1	0.8		V
T _A	Operating free-air temperature	0	70		°C

- NOTES: 1. V_{CC} must be applied before or at the same time as V_{pp} and removed after or at the same time as V_{pp}. The device must not be inserted into or removed from the board when V_{pp} or V_{CC} is applied.
 2. V_{pp} can be connected to V_{CC} directly (except in the program mode). V_{CC} supply current in this case would be I_{CC} + I_{pp}. During programming, V_{pp} must be maintained at 21 V (±0.5 V).

electrical characteristics over full ranges of recommended operating conditions

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
V _{OH}	High-level output voltage I _{OH} = -400 μA	2.4		V
V _{OL}	Low-level output voltage I _{OL} = 2.1 mA		0.45	V
I _I	Input current (leakage) V _I = 0 V to 5.25 V		±10	μA
I _O	Output current (leakage) V _O = 0.4 V to 5.25 V		±10	μA
I _{CC1}	V _{CC} supply current (standby) E at V _{IH} , G at V _{IL}		30	mA
I _{CC2}	V _{CC} supply current (active) E and G at V _{IL}		125	mA

capacitance over recommended supply voltage range and operating free-air temperature range, f = 1 MHz[†]

PARAMETER	TEST CONDITIONS	TYP [‡]	MAX	UNIT	
C _i	Input capacitance All except G/V _{pp} G/V _{pp}	V _I = 0 V	4	6	pF
			20		
C _o	Output capacitance V _O = 0 V	8	12	pF	

- [†]Capacitance measurements are made on a sample basis only.
[‡]Typical values are at T_A = 25°C and nominal voltages.

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER	TEST CONDITIONS (SEE NOTE 3)	TMS27P32A-25		TMS27P32A-30		TMS27P32A-45		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t _a (A)	Access time from address	250		300		450		ns
t _a (E)	Access time from E	250		300		450		ns
t _{en} (G)	Output enable time from G	100		150		150		ns
t _{dis} [†]	Output disable time from G or E, whichever occurs first	0	85	0	105	0	130	ns
t _v (A)	Output data valid time after change of address, E, or G, whichever occurs first	0		0		0		ns

- NOTE 3: The timing reference levels for inputs and outputs are 0.8 V and 2 V. Input pulse levels are 0.40 V and 2.4 V.
[†]Value calculated from 0.5 V delta to measured output level. This parameter is only sampled and not 100% tested.

TMS27P32A

32,768-BIT PROGRAMMABLE READ-ONLY MEMORY

recommended conditions for programming, $T_A = 25^\circ\text{C}$ (see Note 4)

		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	4.75	5	5.25	V
V_{PP}	Supply voltage	20.5	21	21.5	V
V_{IH}	High-level input voltage	2		$V_{CC} + 1$	V
V_{IL}	Low-level input voltage	-0.1		0.8	V
$t_w(\bar{E})$	\bar{E} pulse duration	9	10	11	ms
$t_{su}(A)$	Address setup time	2			μs
$t_{su}(D)$	Data setup time	2			μs
$t_{su}(V_{PP})$	V_{pp} setup time	2			μs
$t_h(A)$	Address hold time	0			μs
$t_h(D)$	Data hold time	2			μs
$t_h(V_{PP})$	V_{pp} hold time	2			μs
$t_{rec}(PG)$	V_{pp} recovery time	2			μs
$t_r(PG)G$	\bar{G} rise time during programming	50			ns
t_{EHD}	Delay time, data valid after \bar{E} low			1	μs

NOTE 4: When programming the TMS27P32A, connect a 0.1 μF capacitor between V_{pp} and GND to suppress spurious voltage transients which may damage the device.

programming characteristics, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{IH}	High-level input voltage	2		$V_{CC} + 1$	V
V_{IL}	Low-level input voltage	-0.1		0.8	V
V_{OH}	High-level output voltage (verify)			2.4	V
V_{OL}	Low-level output voltage (verify)			0.45	V
I_I	Input current (all inputs)			10	μA
I_{PP}	Supply current			50	mA
I_{CC}	Supply current			125	mA
$t_{dis}(PR)$	Output disable time	0		130	ns

PARAMETER MEASUREMENT INFORMATION






FIGURE 1. TYPICAL OUTPUT LOAD CIRCUIT

TMS27P32A
32,768-BIT PROGRAMMABLE READ-ONLY MEMORY


read cycle timing




standby mode



program cycle timing



- Organization . . . 8192 X 8
- Single 5-V Power Supply
- Pin Compatible with TMS2732A and TMS2764 EPROMs
- All Inputs and Outputs Are TTL Compatible
- Max Access/Min Cycle Time
TMS27P64-25 250 ns
TMS27P64-30 300 ns
TMS27P64-45 450 ns
- Low Standby Power Dissipation . . .
184 mW (MAX)
- JEDEC Approved Pinout
- 21-V Power Supply Required for Programming
- Fast Programming Algorithm
- N-Channel Silicon-Gate Technology



PIN NOMENCLATURE	
A0-A12	Address Inputs
\bar{E}	Chip Enable
\bar{G}	Output Enable
GND	Ground
NC	No Connection
PGM	Program
Q1-Q8	Outputs
VCC	5-V Power Supply
Vpp	21-V Power Supply

description

The TMS27P64 is a one-time, electrically programmable read-only memory. It has 65,536 bits organized as 8,192 words of 8-bit length. The TMS27P64-25 only requires a single 5-volt power supply with a tolerance of $\pm 5\%$, and has a maximum access time of 250 ns.

The TMS27P64 provides two output control lines: Output Enable (\bar{G}) and Chip Enable (\bar{E}). This feature allows the \bar{G} control line to eliminate bus contention in microprocessor systems. The TMS27P64 has a power-down mode that reduces maximum active current from 150 mA to 35 mA when the device is placed on standby.

This PROM is supplied in a 28-pin, 15,24-mm (600-mil) dual-in-line plastic package and is designed for operation from 0°C to 70°C.

TMS27P64

65,536-BIT PROGRAMMABLE READ-ONLY MEMORY

operation

The six modes of operation for the TMS27P64 are listed in the following table.

FUNCTION (PINS)	MODE					
	Read	Output Disable	Power Down (Standby)	Fast Programming	Program Verification	Inhibit Programming
\bar{E} (20)	V_{IL}	X	V_{IH}	V_{IL}	V_{IL}	V_{IH}
\bar{G} (22)	V_{IL}	V_{IH}	X	V_{IH}	V_{IL}	X
\overline{PGM} (27)	V_{IH}	V_{IH}	X	V_{IL}	V_{IH}	X
V_{PP} (1)	V_{CC}	V_{CC}	V_{CC}	V_{PP}	V_{PP}	V_{PP} or V_{CC}
V_{CC} (28)	V_{CC}	V_{CC}	V_{CC}	V_{CC}	V_{CC}	V_{CC}
Q1-Q8 (11 to 13, 15 to 19)	Q	HI-Z	HI-Z	D	Q	HI-Z

X = V_{IL} or V_{IH}

read

The dual control pins (\bar{E} and \bar{G}) must have low-level TTL signals in order to provide data at the outputs. Chip enable (\bar{E}) should be used for device selection. Output enable (\bar{G}) should be used to gate data to the output pins.

power down

The power-down mode reduces the maximum active current from 150 mA to 35 mA. A TTL high-level signal applied to \bar{E} selects the power-down mode. In this mode, the outputs assume a high-impedance state, independent of \bar{G} .

fast programming

Note that the application of a voltage in excess of 22 V to V_{pp} may damage the TMS27P64.

Initially all locations are logic "1's," logic "0's" are programmed into the desired locations. Programming consists of the following sequence of events. With the level on V_{pp} equal to 21 V and \bar{E} at TTL low, data to be programmed is applied in parallel to output pins Q8-Q1. The location to be programmed is addressed. Once data and addresses are stable, a TTL low-level pulse is applied to \overline{PGM} . Programming pulses must be applied at each location that is to be programmed. Locations may be programmed in any order.

Programming uses two types of programming pulse: Prime and Final. The length of the Prime pulse is 1 millisecond; this pulse is applied X times. After each application the byte being programmed is verified. If the correct data is read, the Final programming pulse is then applied, if correct data is not read, a further 1 millisecond programming pulse is applied up to a maximum X of 15. The Final programming pulse is 4X milliseconds long. This sequence of programming pulses and byte verification is done at $V_{CC} = 6.0$ V and $V_{pp} = 21.0$ V. When the full fast programming routine is complete, all bits are verified with $V_{CC} = V_{pp} = 5$ V. A flowchart of the fast programming routine is shown in Figure 1.

multiple device programming

Several TMS27P64's can be programmed simultaneously by connecting them in parallel and following the programming sequence previously described.

program inhibit

The program inhibit is useful when programming multiple TMS27P64's connected in parallel with different data. Program inhibit can be implemented by applying a high-level signal to \bar{E} or PGM of the device that is not to be programmed.





FIGURE 1. FAST PROGRAMMING FLOWCHART

TMS27P64 65,536-BIT PROGRAMMABLE READ-ONLY MEMORY

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.6 V to 7 V
Supply voltage range, V_{PP}	-0.6 V to 22 V
Input voltage range	-0.6 V to 7 V
Output voltage range	-0.6 V to 7 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 125°C

† Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	4.75	5	5.25	V
V_{PP}	Supply voltage		V_{CC}		V
V_{IH}	High-level input voltage	2		$V_{CC}+1$	V
V_{IL}	Low-level input voltage (see Note 1)	-0.1		0.8	V
T_A	Operating free-air temperature	0		70	°C

NOTE 1: The algebraic convention, where the more negative (less positive) limit is designated as minimum is used in this data sheet for logic voltage levels only.

TMS27P64

65,536-BIT PROGRAMMABLE READ-ONLY MEMORY

electrical characteristics over full ranges of recommended operating conditions

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
V _{OH}	High-level output voltage	I _{OH} = -400 μA	2.4		V
V _{OL}	Low-level output voltage	I _{OL} = 2.1 mA		0.45	V
I _I	Input current (load)	V _I = 0 V to 5.25 V		± 10	μA
I _O	Output current (leakage)	V _O = 0.4 V to 5.25 V		± 10	μA
I _{PP1}	V _{PP} supply current (read)	V _{PP} = 5.25 V		15	mA
I _{PP2}	V _{PP} supply current (program)	\bar{E} and PGM at V _{IL}		50	mA
I _{CC1}	V _{CC} supply current (standby)	\bar{E} at V _{IH}		35	mA
I _{CC2}	V _{CC} supply current (active)	\bar{E} and \bar{G} at V _{IL}		150	mA

capacitance over recommended supply voltage range and operating free-air temperature range, f = 1 MHz †

PARAMETER	TEST CONDITIONS	TYP ‡	MAX	UNIT
C _i	Input capacitance V _I = 0 V	4	6	pF
C _O	Output capacitance V _O = 0 V	8	12	pF

†Capacitance measurements are made on a sample basis only.

‡Typical values are at T_A = 25°C and nominal voltages.

switching characteristics over recommended supply voltage range and operating free-air temperature range, C_L = 100 pF, 1 Series 74 TTL load (see Note 2 and Figure 2)

PARAMETER		TMS27P64-25		TMS27P64-30		TMS27P64-45		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t _{a(A)}	Access time from address		250		300		450	ns
t _{a(E)}	Access time from \bar{E}		250		300		450	ns
t _{en(G)}	Output enable time from \bar{G}		100		120		150	ns
t _{dis(G)} ‡	Output disable time from \bar{G}	0	85	0	105	0	130	ns
t _{v(A)}	Output data valid time after change of address, \bar{E} , or \bar{G} , whichever occurs first	0		0		0		ns

NOTE 2: For all switching characteristics and timing measurements, input pulse levels are 0.40 V and 2.4 V. Input and output timing reference levels are 0.8 V and 2 V.

‡Value calculated from 0.5 volt delta to measured output level; t_{dis(G)} is specified from \bar{G} or \bar{E} , whichever occurs first. Refer to read cycle timing diagram. This parameter is only sampled and is not 100% tested.

TMS27P64

65,536-BIT PROGRAMMABLE READ-ONLY MEMORY

recommended conditions for fast programming routine, $T_A = 25^\circ\text{C}$ (see Note 2 and fast programming cycle timing diagram)

		MIN	NOM	MAX	UNIT
VCC	Supply voltage (see Note 3)	5.75	6	6.25	V
Vpp	Supply voltage (see Note 4)	20.5	21	21.5	V
$t_w(\text{IPGM})$	PGM initial program pulse duration (see Note 5)	0.95	1	1.05	ms
$t_w(\text{FPGM})$	PGM final pulse duration (see Note 6)	3.8		63	ms
$t_{su}(\text{A})$	Address setup time	2			μs
$t_{su}(\text{D})$	Data setup time	2			μs
$t_{su}(\text{VPP})$	Vpp setup time	2			μs
$t_{su}(\text{VCC})$	VCC setup time	2			μs
$t_h(\text{A})$	Address hold time	0			μs
$t_h(\text{D})$	Data hold time	2			μs
$t_{su}(\text{E})$	\bar{E} setup time	2			μs
$t_{su}(\text{G})$	\bar{G} setup time	2			μs

fast programming characteristics, $T_A = 25^\circ\text{C}$ (see Note 2 and fast programming cycle timing diagram)


PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
$t_{dis}(\text{G})\text{FP}$	Output disable time from \bar{G} (see Note 7)	0	130	ns
$t_{en}(\text{G})\text{FP}$	Output enable time from \bar{G}		150	

- NOTES:
- For all switching characteristics and timing measurements, input pulse levels are 0.40 V and 2.4 V. Input and output timing reference levels are 0.8 V and 2 V.
 - VCC must be applied simultaneously or before Vpp and removed simultaneously or after Vpp.
 - When programming the TMS27P64, connect a 0.1 μF capacitor between Vpp and GND to suppress spurious voltage transients which may damage the device.
 - The Initial program pulse duration tolerance is 1 ms \pm 5%.
 - The length of the Final pulse will vary from 3.8 ms to 63 ms depending on the number of Initial pulse applications (X).
 - This parameter is only sampled and is not 100% tested.

6

EPROMS/PROMS


PARAMETER MEASUREMENT INFORMATION



NOTE 8: $t_f \leq 20 \text{ ns}$ and $t_r \leq 20 \text{ ns}$.


FIGURE 2. TYPICAL OUTPUT LOAD CIRCUIT

read cycle timing



TMS27P64
65,536-BIT PROGRAMMABLE READ-ONLY MEMORY


fast program cycle timing



6 EPROMs/PROMS

- Organization . . . 16K × 8
- Single 5-V Power Supply
- Pin Compatible with Existing 64K and 128K EPROMs
- All Inputs/Outputs Fully TTL Compatible
- Max Access/Min Cycle Time

'27PC128-2,	'27PC128-20	200 ns
'27PC128,	'27PC128-25	250 ns
'27PC128-3,	'27PC128-30	300 ns
'27PC128-4,	'27PC128-45	450 ns
- HVCMOS Technology
- 3-State Output Buffers
- 400 mV Guaranteed DC Noise Immunity with Standard TTL Loads
- Low Power Dissipation ($V_{CC} = 5.25\text{ V}$)
 - Active . . . 210 mW Worst Case
 - Standby . . . 1.4 mW Worst Case (CMOS-Input Levels)



PIN NOMENCLATURE	
A0-A13	Address Inputs
\bar{E}	Chip Enable/Power Down
\bar{G}	Output Enable
GND	Ground
PGM	Program
Q1-Q8	Outputs
VCC	5-V Power Supply
Vpp	12.5-V Power Supply

description

The TMX27PC128 series are 131,072-bit, one-time, electrically programmable read-only memories. These devices are fabricated using HVCMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the use of external pull-up resistors, and each output can drive one Series 74 TTL circuit without external resistors. The data outputs are three state for connecting multiple devices to a common bus. The TMX27PC128 is pin compatible with existing 28-pin ROMs and EPROMs. It is offered in a dual-in-line plastic package (N suffix) rated for operation from 0°C to 70°C.


Since these PROMs operate from a single 5-V supply (in the read mode), they are ideal for use in microprocessor-based systems. One other (12.5 V) supply is needed for programming, but all programming signals are TTL level. For programming outside the system, existing EPROM programmers can be used. Locations may be programmed singly, in blocks, or at random.

6
EPROMs/PROMs

- Organization . . . 32K × 8
- Single 5-V Power Supply
- Pin Compatible with Existing 64K, 128K and 256K EPROMs
- All Inputs/Outputs Fully TTL Compatible
- Max Access/Min Cycle Time

'27PC256-2,	'27PC256-20	200 ns
'27PC256,	'27PC256-25	250 ns
'27PC256-3,	'27PC256-30	300 ns
'27PC256-4,	'27PC256-45	450 ns
- HVC MOS Technology
- 3-State Output Buffers
- 400 mV Guaranteed DC Noise Immunity with Standard TTL Loads
- Low Power Dissipation (VCC = 5.25 V)
 - Active . . . 210 mW Worst Case
 - Standby . . . 1.4 mW Worst Case (CMOS-Input Levels)

**N PACKAGE
(TOP VIEW)**



PIN NOMENCLATURE	
A0-A14	Address Inputs
E	Chip Enable/Power Down
Ḡ	Output Enable
GND	Ground
Q1-Q8	Outputs
VCC	5-V Power Supply
Vpp	12.5-V Power Supply

description

The TMX27PC256 series are 262,144-bit, one-time, electrically programmable read-only memories. These devices are fabricated using HVC MOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the use of external pull-up resistors, and each output can drive one Series 74 TTL circuit without external resistors. The data outputs are three state for connecting multiple devices to a common bus. The TMX27PC256 is pin compatible with existing 28-pin ROMs and EPROMs. It is offered in a dual-in-line plastic package (N suffix) rated for operation from 0°C to 70°C.

Since these PROMs operate from a single 5-V supply (in the read mode), they are ideal for use in microprocessor-based systems. One other (12.5 V) supply is needed for programming, but all programming signals are TTL level. For programming outside the system, existing EPROM programmers can be used. Locations may be programmed singly, in blocks, or at random.

6
EPROMs/PROMs

General Information	1
Interchangeability Guide	2
Glossary/Timing Conventions/Data Sheet Structure	3
Dynamic RAMs	4
Dynamic RAM Modules	5
EPROMs/PROMs	6
ROMs	7
Military Products	8
Applications Information	9
Logic Symbols	10
Mechanical Data	11
ESD Guidelines	12

**ATTENTION**

These devices contain circuits to protect the inputs and outputs against damage due to high static voltages or electrostatic fields; however, it is advised that precautions be taken to avoid application of any voltage higher than maximum-rated voltages to these high-impedance circuits.

Unused inputs must always be connected to an appropriate logic voltage level, preferably either supply voltage or ground.


Additional information concerning the handling of ESD sensitive devices is provided in Section 12 in a document entitled "*Guidelines for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies.*"

TMS2332

4096-WORD BY 8-BIT READ-ONLY MEMORY

SEPTEMBER 1984 — REVISED NOVEMBER 1985

- 4096 X 8 Organization
- All Inputs and Outputs TTL Compatible
- Fully Static (No Clocks, No Refresh)
- Single 5-V Power Supply
- Maximum Access Time from Address
 - TMS2332-15 150 ns
 - TMS2332-20 200 ns
 - TMS2332-25 250 ns
- Pin Compatible with 2732A EPROM
- Optional Power Down or Chip Select
- Two Output-Enable Controls for Chip Select Flexibility
- Worst Case Active Power Dissipation
 - ... 330 mW
- Worst Case Standby Power Dissipation
 - ... 82.5 mW



description

The TMS2332 is a 32,768-bit read-only memory organized as 4,096 words of 8-bit length. This makes the TMS2332 ideal for microprocessor-based systems. The device is fabricated using N-channel self-aligned silicon-gate technology for high speed and simple interface with bipolar and CMOS circuits.

The TMS2332 is fully compatible with Series 74, 74S, or 74LS TTL and CMOS logic. The data outputs are three state for OR-tying multiple devices on a common bus. Pins 18 and 20 are mask programmable, providing additional system flexibility. The data at the outputs is always available during a read cycle. It is not dependent on external clocking of pins 18 and 20.

This ROM is supplied in a 24-pin dual-in-line plastic (N suffix) package designed for insertion in mounting-hole rows on 15,24-mm (600-mil) centers. The device is designed for operation from 0°C to 70°C.

operation

address (A0-A11)

The address-valid interval determines the device cycle time. The 12-bit positive-logic address is decoded on chip to select one of 4096 words of 8-bit length in the memory array. A0 is the least-significant bit and A11 is the most-significant bit of the word address.

chip selects ($\bar{S}1$ or S1 and $\bar{S}2$ or S2)

Each of these pins can be programmed during mask fabrication to be active with either a high- or a low-level input. When both signals are active, all eight outputs are enabled and the eight-bit addressed word can be read. When either signal is not active, all eight outputs are in a high-impedance state.

PIN NOMENCLATURE	
A0-A11	Address Inputs
$\bar{E}/\bar{S}2/S2$	Chip Enable/Power Down or Chip Select
Q1-Q8	Data Out
$\bar{S}1/S1$	Chip Select
VCC	5-V Supply
VSS	Ground

ROMS

7

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.


TEXAS
INSTRUMENTS

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

Copyright © 1985, Texas Instruments Incorporated

TMS2332
4096-WORD BY 8-BIT READ-ONLY MEMORY


chip enable/power down (\bar{E} or E) or chip select ($\bar{S}2$ or S2)

Pin 20 can be programmed during mask fabrication to be a chip-enable/power-down pin (\bar{E} or E) or a secondary chip-select pin ($\bar{S}2$ or S2). Each option can be active high or active low. When the chip-enable/power-down pin is inactive, the chip is put into the standby mode. This reduces I_{CC1} , which in the active state is 60 mA, to a standby I_{CC2} of 15 mA. When pin 20 is programmed as a chip-select pin, it is functionally identical to pin 18.

data out (Q1-Q8)

The eight outputs must be enabled by pins 18 and 20 before the output word can be read. Data will remain valid until the address is changed or the outputs are disabled (chip deselected). When disabled, the three-state outputs are in a high-impedance state. Q1 is considered the least-significant bit, Q8 the most-significant bit.


logic symbol†



† These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pins 18 and 20 can be active high as shown in the upper symbol or active low as shown in the lower (partial) symbol. In addition, pin 20 can be either a second chip-select ($\bar{S}2$ or S2) or a chip-enable/power-down (\bar{E} or E) pin.

functional block diagram



absolute maximum ratings

Supply voltage range (see Note 1)	-0.5 V to 7 V
Output voltage range (see Note 1)	-1 V to 7 V
Input voltage range (see Note 1)	-1 V to 7 V
Power dissipation	500 mW
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-55°C to 150°C

NOTE 1: Voltage values are with respect to V_{SS}.

recommended operating conditions

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	4.5	5	5.5	V
V _{IH}	High-level input voltage	2	V _{CC} +1		V
V _{IL}	Low-level input voltage	-1	0.8		V
T _A	Operating free-air temperature	0	70		°C

TMS2332
4096-WORD BY 8-BIT READ-ONLY MEMORY

electrical characteristics, $T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5\text{ V} \pm 10\%$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
V_{OH}	High-level output voltage	$V_{CC} = 4.5\text{ V}$, $I_{OH} = -1\text{ mA}$	2.4		V
V_{OL}	Low-level output voltage	$V_{CC} = 4.5\text{ V}$, $I_{OL} = 2.1\text{ mA}$	0.4		V
I_I	Input current	$V_{CC} = 5.5\text{ V}$, $0\text{ V} \leq V_{IN} \leq 5.5\text{ V}$		10	μA
I_O	Output leakage current	$V_O = 0.4\text{ V}$ to V_{CC} , Chip deselected		± 10	μA
I_{CC1}	Supply current from V_{CC} (active)	$V_{CC} = 5.5\text{ V}$, $V_I = V_{CC}$ output not loaded		60	mA
I_{CC2}	Supply current from V_{CC} (power down)	$V_{CC} = 5.5\text{ V}$		15	mA
C_i	Input capacitance	$V_O = 0\text{ V}$, $f = 1\text{ MHz}$, $T_A = 25^\circ\text{C}$		6	pF
C_o	Output capacitance	$V_O = 0\text{ V}$, $f = 1\text{ MHz}$, $T_A = 25^\circ\text{C}$		12	pF

switching characteristics, $T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5\text{ V} \pm 10\%$ (see Figure 1)†

PARAMETER	TMS2364-15		TMS2332-20		TMS2332-25		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{a(A)}$ Access time from address		150		200		250	ns
$t_{a(S)}$ Access time from chip select		120		120		120	ns
$t_{a(PD)}$ Access time from chip enable/power down		150		200		250	ns
$t_{v(A)}$ Output data valid after address change	0		0		0		ns
t_{dis} Output disable time from chip select/chip enable		100		100		100	ns

† All AC measurements are made at 10% and 90% points.

ROMS

7

PARAMETER MEASUREMENT INFORMATION






FIGURE 1. LOAD CIRCUIT

read cycle timing



standby mode



TMS2332
4096-WORD BY 8-BIT READ-ONLY MEMORY

PROGRAMMING REQUIREMENTS AND CODE ACQUISITION

PROGRAMMING REQUIREMENTS: The TMS2332 is a fixed-program memory in which the programming is performed by TI at the factory during the manufacturing cycle to the specific customer code inputs supplied. The device is organized as 4,096 8-bit words with address locations numbered 0 to 4,095. The 8-bit words are coded as a 2-digit hexadecimal number between 00 and FF. Q1 is considered the least-significant bit and Q8 the most-significant bit. For addresses, A0 is the least-significant bit and A11 is the most-significant bit.

CODE ACQUISITION: The input media containing the customer programming data can be in the form of EPROMs, or data formatted in card images and transmitted via computer modem. (Contact TI for details on card image transmission.) 32K EPROMs can be used to supply the customer data. In addition to the input media, the information requested in Table 1 is required at the same time in order to insure proper programming of device options and accurate data control.

TABLE 1. CUSTOMER/DEVICE INFORMATION

CUSTOMER: _____
SPECIFICATION NUMBER: _____
ROM CODE NAME: _____ ROM CODE CHECKSUM: _____
CUSTOMER PART NUMBER/SYMBOLIZATION:
CUSTOMER IS ALLOWED TWO (2) LINES OF UP TO _____
15 ALPHANUMERIC CHARACTERS PER LINE _____
ADDRESS ACCESS TIME (SPEED): _____
PACKAGE TYPE: PLASTIC (N) _____
PIN OPTIONS: 1 = HIGH, 0 = LOW, PD = POWER DOWN, CS = CHIP SELECT
PIN 18: _____ PIN 20: _____ PD/CS: _____

ROMs


7

TMS2364

8192-WORD BY 8-BIT READ-ONLY MEMORY

SEPTEMBER 1984 — REVISED NOVEMBER 1985

- 8192 X 8 Organization
- Fully Static (No Clocks, No Refresh)
- All Inputs and Outputs TTL Compatible
- Single 5-V Power Supply
- Optional Power Down or Chip Select
- Maximum Access Time from Address or Power Down
 - TMS2364-15 150 ns
 - TMS2364-20 200 ns
 - TMS2364-25 250 ns
- Pin Compatible with 2764 EPROMs
- Worst Case Active Power Dissipation
 - ... 330 mW
- Worst Case Standby Power Dissipation
 - ... 82.5 mW



description

The TMS2364 is a 65,536-bit read-only memory organized as 8192 words of 8-bit length. This makes the TMS2364 ideal for microprocessor-based systems. The device is fabricated using N-channel self-aligned silicon-gate technology for high speed and simple interface with bipolar and CMOS circuits.

The TMS2364 is fully compatible with Series 74, 74S, or 74LS TTL and CMOS logic. The data outputs are three state for OR-tying multiple devices on a common bus. Pins 20, 22, 26, and 27 are mask programmable, providing additional system flexibility. The data at the outputs is always available during a read cycle. It is not dependent on external clocking of pins 20, 22, 26, or 27.

This ROM is supplied in a 28-pin dual-in-line plastic (N suffix) package designed for insertion in mounting-hole rows on 15,24-mm (600-mil) centers. The device is designed for operation from 0°C to 70°C.

operation

address (A0-A12)

The address-valid interval determines the device cycle time. The 13-bit positive-logic address is decoded on chip to select one of 8192 words of 8-bit length in the memory array. A0 is the least-significant bit and A12 the most-significant bit of the word address.

PIN NOMENCLATURE	
A0-A12	Address Inputs
$\bar{E}/\bar{S}4/S4$	Chip Enable/Power Down or Chip Select
NC	No Connection
Q1-Q8	Data Out
$\bar{S}1/S1, \bar{S}2/S2, \bar{S}3/S3$	Chip Selects
VCC	5-V Supply
VSS	Ground

ROMs

7

TMS2364

8192-WORD BY 8-BIT READ-ONLY MEMORY

chip selects ($\bar{S}1$ or $S1$, $\bar{S}2$ or $S2$, $\bar{S}3$ or $S3$)

Pins 26 and 27 can be programmed during mask fabrication to be either chip selects or no connection (NC) at the inputs. Any pin(s) programmed as chip select(s) can also be programmed to be active with either a high- or a low-level input. If pins 26 and 27 are programmed as chip selects, and pins 20, 22, 26, and 27 are active, all eight outputs are enabled; and the eight-bit addressed word can be read. When any of the signals on pins 20, 22, 26, and 27 are not active, all eight outputs are in a high-impedance state. If pins 26 and 27 are programmed as no connection (NC), the previous discussion applies to the remaining active chip select(s).

chip enable/power down (\bar{E} or E) or chip select ($\bar{S}4$ or $S4$)


Pin 20 can be programmed during mask fabrication to be a chip-enable/power-down pin (\bar{E} or E) or a fourth chip-select pin ($\bar{S}4$ or $S4$). Each option can be active high or active low. When the chip-enable/power-down pin is inactive, the chip is put into the standby mode. This reduces I_{CC1} , which in the active state is 60 mA, to a standby I_{CC2} of 15 mA. With the chip-select option, pin 20 is functionally identical to pin 22.

data out (Q1-Q8)

The eight outputs must be enabled by pins 20 and 22, and pins 26 and 27 if programmed as chip selects, before the output word can be read. Data will remain valid until the address is changed or the outputs are disabled (chip deselected). When disabled, the three-state outputs are in a high-impedance state. Q1 is considered the least-significant bit, Q8 the most-significant bit.

logic symbols †


ROMS
7



†These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pins 20 and 22, plus pins 26 and 27 if programmed as chip selects, can be active low as shown in the symbol on the left or active high as shown in the symbol on the right. In addition, pin 20 can be either a fourth chip select ($\bar{S}4$ or $S4$) or a chip enable/power down (\bar{E} or E).

functional block diagram†



† The diagram above assumes that pins 26 and 27 are programmed as chip selects.

absolute maximum ratings

Supply voltage range (see Note 1)	-0.5 V to 7 V
Output voltage range (see Note 1)	-1 V to 7 V
Input voltage range (see Note 1)	-1 V to 7 V
Power dissipation	500 mW
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-55°C to 150°C

NOTE 1: Voltage values are with respect to V_{SS} .

recommended operating conditions

		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	4.5	5	5.5	V
V_{IH}	High-level input voltage	2	$V_{CC}+1$		V
V_{IL}	Low-level input voltage	-1		0.8	V
T_A	Operating free-air temperature	0		70	°C

TMS2364
8192-WORD BY 8-BIT READ-ONLY MEMORY

electrical characteristics, $T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5\text{ V} \pm 10\%$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
V_{OH}	High-level output voltage	$V_{CC} = 4.5\text{ V}$, $I_{OH} = -1\text{ mA}$	2.4		V
V_{OL}	Low-level output voltage	$V_{CC} = 4.5\text{ V}$, $I_{OL} = 2.1\text{ mA}$		0.4	V
I_I	Input current	$V_{CC} = 5.5\text{ V}$, $0\text{ V} \leq V_{IN} \leq 5.5\text{ V}$		10	μA
I_O	Output leakage current	$V_O = 0.4\text{ V}$ to V_{CC} , Chip deselected		± 10	μA
I_{CC1}	Supply current from V_{CC} (active)	$V_{CC} = 5.5\text{ V}$, $V_I = V_{CC}$ output not loaded		60	mA
I_{CC2}	Supply current from V_{CC} (power down)	$V_{CC} = 5.5\text{ V}$		15	mA
C_i	Input capacitance	$V_O = 0\text{ V}$, $f = 1\text{ MHz}$, $T_A = 25^\circ\text{C}$,		6	pF
C_o	Output capacitance	$V_O = 0\text{ V}$, $f = 1\text{ MHz}$, $T_A = 25^\circ\text{C}$,		12	pF

switching characteristics, $T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5\text{ V} \pm 10\%$ (see Figure 1†)

PARAMETER	TMS2364-15		TMS2364-20		TMS2364-25		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	
$t_a(A)$ Access time from address		150		200		250	ns
$t_a(S)$ Access time from chip select		120		120		120	
$t_a(PD)$ Access time from chip enable/power down		150		200		250	
$t_v(A)$ Output data valid after address change	0		0		0		
t_{dis} Output disable time from chip select/chip enable		100		100		100	

†All AC measurements are made at 10% and 90% points.

ROMS

7

PARAMETER MEASUREMENT INFORMATION






FIGURE 1. LOAD CIRCUIT

read cycle timing



standby mode



TMS2364
8192-WORD BY 8-BIT READ-ONLY MEMORY

PROGRAMMING REQUIREMENTS AND CODE ACQUISITION

PROGRAMMING REQUIREMENTS: The TMS2364 is a fixed-program memory in which the programming is performed by TI at the factory during the manufacturing cycle to the specific customer code inputs supplied. The device is organized as 8,192 8-bit words with address locations numbered 0 to 8,191. The 8-bit words can be coded as a 2-bit hexadecimal number between 00 and FF. Q1 is considered the least-significant bit and Q8 the most-significant bit. For addresses, A0 is the least-significant bit and A12 is the most-significant bit.

CODE ACQUISITION: The input media containing the customer programming data can be in the form of EPROMs, or data formatted in card images and transmitted via computer modem (contact TI for details on card image transmission). Either 32K or 64K EPROMS can be used to supply the customer data. In addition to the input media, the information requested in Table 1 is required at the same time in order to insure proper programming of device options and accurate data control.

TABLE 1. CUSTOMER/DEVICE INFORMATION

CUSTOMER: _____
SPECIFICATION NUMBER: _____
ROM CODE NAME: _____ ROM CODE CHECKSUM: _____
CUSTOMER PART NUMBER/SYMBOLIZATION:
CUSTOMER IS ALLOWED TWO (2) LINES OF UP TO _____
15 ALPHANUMERIC CHARACTERS PER LINE _____
ADDRESS ACCESS TIME (SPEED): _____
PACKAGE TYPE: PLASTIC (N) _____
PIN OPTIONS: 1 = HIGH, 0 = LOW, NC = NO CONNECT, PD = POWER DOWN, CS = CHIP SELECT
PIN 20: _____ PIN 22: _____ PD/CS: _____
PIN 26: _____ PIN 27: _____


ROMS

7

TMS4732 4096-WORD BY 8-BIT READ-ONLY MEMORY

MAY 1977 — REVISED NOVEMBER 1985

- 4096 X 8 Organization
- All Inputs and Outputs TTL Compatible
- Fully Static (No Clocks, No Refresh)
- Single 5-V Power Supply
- Maximum Access Time from Address
TMS4732-15 150 ns
TMS4732-20 200 ns
TMS4732-25 250 ns
- Pin-Compatible with TMS2532 EPROM
- Optional Power Down or Chip Select
- Two Output-Enable Controls for Chip Select Flexibility
- Worst Case Active Power Dissipation
... 330 mW
- Worst Case Standby Power Dissipation
... 82.5 mW



description

The TMS4732 is a 32,768-bit read-only memory organized as 4,096 words of 8-bit length. This makes the TMS4732 ideal for microprocessor-based systems. The device is fabricated using N-channel self-aligned silicon-gate technology for high speed and simple interface with bipolar and CMOS circuits.

The TMS4732 is fully compatible with Series 74, 74S, or 74LS TTL and CMOS logic. The data outputs are three state for OR-tying multiple devices on a common bus. Pins 20 and 21 are mask programmable, providing additional system flexibility. The data at the outputs is always available during a read cycle. It is not dependent on external clocking of pins 20 and 21.

This ROM is supplied in a 24-pin dual-in-line plastic (N suffix) package designed for insertion in mounting-hole rows on 15,24-mm (600-mil) centers. The device is designed for operation from 0°C to 70°C.

operation

address (A0-A11)

The address-valid interval determines the device cycle time. The 12-bit positive-logic address is decoded on chip to select one of 4096 words of 8-bit length in the memory array. A0 is the least-significant bit and A11 the most-significant bit of the word address.

chip selects ($\bar{S}1$ or S1 and $\bar{S}2$ or S2)

Each of these pins can be programmed during mask fabrication to be active with either a high- or a low-level input. When both signals are active, all eight outputs are enabled and the eight-bit addressed word can be read. When either signal is not active, all eight outputs are in a high-impedance state.

PIN NOMENCLATURE	
A0-A11	Address Inputs
$\bar{E}/\bar{S}2/S2$	Chip Enable/Power Down or Chip Select
Q1-Q8	Data Out
$\bar{S}1/S1$	Chip Select
VCC	5-V Supply
VSS	Ground

ROMS

7

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS
INSTRUMENTS

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

Copyright © 1985, Texas Instruments Incorporated

7-15

TMS4732
4096-WORD BY 8-BIT READ-ONLY MEMORY


chip enable/power down (\bar{E} or E) or chip select ($\bar{S}2$ or S2)

Pin 20 can be programmed during mask fabrication to be a chip-enable/power-down pin (\bar{E} or E) or a secondary chip-select pin ($\bar{S}2$ or S2). Each option can be active high or active low. When the chip-enable/power-down pin is inactive, the chip is put into the standby mode. This reduces I_{CC1} , which in the active state is 60 mA, to a standby I_{CC2} of 15 mA. With pin 20 programmed as a chip-select pin, it is functionally identical to pin 21.

data out (Q1-Q8)

The eight outputs must be enabled by pins 20 and 21 before the output word can be read. Data will remain valid until the address is changed or the outputs are disabled (chip deselected). When disabled, the three-state outputs are in a high-impedance state. Q1 is considered the least-significant bit, Q8 the most-significant bit.


logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pins 20 and 21 can be active high as shown in the upper symbol or active low as shown in the lower (partial) symbol. In addition, pin 20 can be either a second chip-select ($\bar{S}2$ or S2) or a chip-enable/power-down (\bar{E} or E) pin.

functional block diagram



absolute maximum ratings

Supply voltage range (see Note 1)	-0.5 V to 7 V
Output voltage range (see Note 1)	-1 V to 7 V
Input voltage range (see Note 1)	-1 V to 7 V
Power dissipation	500 mW
Operating free-air temperature	0°C to 70°C
Storage temperature range	-55°C to 150°C

NOTE 1: Voltage values are with respect to V_{SS} .

recommended operating conditions

		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	4.5	5	5.5	V
V_{IH}	High-level input voltage	2	$V_{CC}+1$		V
V_{IL}	Low-level input voltage	-1	0.8		V
T_A	Operating free-air temperature	0	70		°C

ROMs

7

TMS4732
4096-WORD BY 8-BIT READ-ONLY MEMORY

electrical characteristics, $T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5\text{ V} \pm 10\%$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	MAX	UNIT
V_{OH}	High-level output voltage	$V_{CC} = 4.5\text{ V}$,	$I_{OH} = -1\text{ mA}$	2.4		V
V_{OL}	Low-level output voltage	$V_{CC} = 4.5\text{ V}$,	$I_{OL} = 2.1\text{ mA}$		0.4	V
I_I	Input current	$V_{CC} = 5.5\text{ V}$,	$0\text{ V} \leq V_{IN} \leq 5.5\text{ V}$		10	μA
I_O	Output leakage current	$V_O = 0.4\text{ V}$ to V_{CC} ,	Chip deselected		± 10	μA
I_{CC1}	Supply current from V_{CC} (active)	$V_{CC} = 5.5\text{ V}$,	$V_I = V_{CC}$ output not loaded		60	mA
I_{CC2}	Supply current from V_{CC} (power down)	$V_{CC} = 5.5\text{ V}$			15	mA
C_i	Input capacitance	$V_O = 0\text{ V}$, $f = 1\text{ MHz}$	$T_A = 25^\circ\text{C}$,		6	pF
C_o	Output capacitance	$V_O = 0\text{ V}$, $f = 1\text{ MHz}$	$T_A = 25^\circ\text{C}$,		12	pF

switching characteristics, $T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5\text{ V} \pm 10\%$ (see Figure 1)†

PARAMETER	TMS4732-15		TMS4732-20		TMS4732-25		UNIT	
	MIN	MAX	MIN	MAX	MIN	MAX		
$t_{a(A)}$	Access time from address		150		200		250	ns
$t_{a(S)}$	Access time from chip select		120		120		120	ns
$t_{a(PD)}$	Access time from chip enable/power down		150		200		250	ns
$t_{V(A)}$	Output data valid after address change		0		0		0	ns
t_{dis}	Output disable time from chip select or chip enable		100		100		100	ns

† All AC measurements are made at 10% and 90% points.

ROMS

7

PARAMETER MEASUREMENT INFORMATION






FIGURE 1. LOAD CIRCUIT

read cycle timing



standby mode



TMS4732
4096-WORD BY 8-BIT READ-ONLY MEMORY

PROGRAMMING REQUIREMENTS AND CODE ACQUISITION

PROGRAMMING REQUIREMENTS: The TMS4732 is a fixed-program memory in which the programming is performed by TI at the factory during the manufacturing cycle to the specific customer code inputs supplied. The device is organized as 4,096 8-bit words with address locations numbered 0 to 4,095. The 8-bit words can be coded as a 2-bit hexadecimal number between 00 and FF. Q1 is considered the least-significant bit and Q8 the most-significant bit. For addresses, A0 is the least-significant bit and A11 is the most-significant bit.

CODE ACQUISITION: The input media containing the customer programming data can be in the form of EPROMs, or data formatted in card images and transmitted via computer modem (contact TI for details on card image transmission). 32K EPROMS can be used to supply the customer data. In addition to the input media, the information requested in Table 1 is required at the same time in order to insure proper programming of device options and accurate data control.

TABLE 1. CUSTOMER/DEVICE INFORMATION

CUSTOMER: _____
SPECIFICATION NUMBER: _____
ROM CODE NAME: _____ ROM CODE CHECKSUM: _____
CUSTOMER PART NUMBER/SYMBOLIZATION:
CUSTOMER IS ALLOWED TWO (2) LINES OF UP TO _____
15 ALPHANUMERIC CHARACTERS PER LINE _____
ADDRESS ACCESS TIME (SPEED): _____
PACKAGE TYPE: PLASTIC (N) _____
PIN OPTIONS: 1=HIGH, 0=LOW, PD=POWER DOWN, CS=CHIP SELECT
PIN 20: _____ PIN 21: _____ PD/CS: _____

ROMs


7

TMS4764 8192-WORD BY 8-BIT READ-ONLY MEMORY

JUNE 1981 — REVISED NOVEMBER 1985

- 8192 X 8 Organization
- Fully Static (No Clocks, No Refresh)
- All Inputs and Outputs TTL Compatible
- Optional Power Down or Chip Select
- Single 5-V Power Supply
- Maximum Access Time from Address
 - TMS4764-15 150 ns
 - TMS4764-20 200 ns
 - TMS4764-25 250 ns
- Worst Case Active Power Dissipation
 - ... 330 mW
- Worst Case Standby Power Dissipation
 - ... 82.5 mW

N PACKAGE
(TOP VIEW)



description

The TMS4764 is a 65,536-bit read-only memory organized as 8,192 words of 8-bit length. This makes the TMS4764 ideal for microprocessor-based systems. The device is fabricated using N-channel self-aligned silicon-gate technology for high speed and simple interface with bipolar and CMOS circuits.

The TMS4764 is fully compatible with Series 74, 74S, or 74LS TTL and CMOS logic. The data outputs are three state for OR-tying multiple devices on a common bus. Pin 20 is mask programmable, providing additional system flexibility. The data at the outputs is always available during a read cycle. It is not dependent on external clocking of pin 20.

This ROM is supplied in a 24-pin dual-in-line plastic (N suffix) package designed for insertion in mounting-hole rows on 15.24-mm (600-mil) centers. The device is designed for operation from 0°C to 70°C.

operation

address (A0-A12)

The address-valid interval determines the device cycle time. The 13-bit positive-logic address is decoded on chip to select one of 8192 words of 8-bit length in the memory array. A0 is the least-significant bit and A12 the most-significant bit of the word address.

chip enable/power down (\bar{E} or E or chip select \bar{S} or S)

Pin 20 can be programmed during mask fabrication to be a chip-enable/power-down pin (\bar{E} or E) or a chip-select pin (\bar{S} or S). Each option can be active high or active low. When the chip-enable/power-down pin is inactive, the chip is put into the standby mode. This reduces I_{CC1}, which in the active mode is 60 mA, to a standby current of 15 mA. When the signal on pin 20 is active, all eight outputs are enabled and the eight-bit addressed word can be read. When the signal is not active, all eight outputs are in a high-impedance state.

PIN NOMENCLATURE	
A0-A12	Address Inputs
$\bar{E}/E/\bar{S}/S$	Chip Enable/Power Down or Chip Select
Q1-Q8	Data Out
VCC	5-V Supply
VSS	Ground

ROMS

7

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

Copyright © 1985, Texas Instruments Incorporated


7-21

TMS4764
8192-WORD BY 8-BIT READ-ONLY MEMORY

data out (Q1-Q8)

The eight outputs must be enabled by pin 20 before the output word can be read. Data will remain valid until the address is changed or the outputs are disabled (chip deselected). When disabled, the three-state outputs are in a high-impedance state. Q1 is considered the least-significant bit, Q8 the most-significant bit.


logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin 20 can be active-high as shown in the upper symbol or active low as shown in the lower (partial) symbol. It can be either a chip select (\bar{S} or S) or a chip enable/power down (\bar{E} or E).

functional block diagram



absolute maximum ratings

Supply voltage range (see Note 1)	-0.5 V to 7 V
Output voltage range (see Note 1)	-1 V to 7 V
Input voltage range (see Note 1)	-1 V to 7 V
Power dissipation	500 mW
Operating free-air temperature	0°C to 70°C
Storage temperature range	-55°C to 150°C

NOTE 1: Voltage values are with respect to V_{SS} .

recommended operating conditions

		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	4.5	5	5.5	V
V_{IH}	High-level input voltage	2	$V_{CC} + 1$		V
V_{IL}	Low-level input voltage	-1		0.8	V
T_A	Operating free-air temperature	0		70	°C

electrical characteristics, $T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5\text{ V} \pm 10\%$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
V_{OH}	High-level output voltage $V_{CC} = 4.5\text{ V}$, $I_{OH} = -1\text{ mA}$	2.4		V
V_{OL}	Low-level output voltage $V_{CC} = 4.5\text{ V}$, $I_{OL} = 2.1\text{ mA}$		0.4	V
I_I	Input current $V_{CC} = 5.5\text{ V}$, $0\text{ V} \leq V_{IN} \leq 5.5\text{ V}$		10	μA
I_O	Output leakage current $V_O = 0.4\text{ V}$ to V_{CC} , Chip deselected		± 10	μA
I_{CC1}	Supply current from V_{CC} (active) $V_{CC} = 5.5\text{ V}$, $V_I = V_{CC}$ output not loaded		60	mA
I_{CC2}	Supply current from V_{CC} (power down) $V_{CC} = 5.5\text{ V}$		15	mA
C_i	Input capacitance $V_O = 0\text{ V}$, $f = 1\text{ MHz}$		6	pF
C_o	Output capacitance $V_O = 0\text{ V}$, $f = 1\text{ MHz}$		12	pF

ROMS

TMS4764
8192-WORD BY 8-BIT READ-ONLY MEMORY

switching characteristics, $T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5\text{ V} \pm 10\%$ (see Figure 1)†

PARAMETER	TMS4764-15		TMS4764-20		TMS4764-25		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{a(A)}$ Access time from address		150		200		250	ns
$t_{a(S)}$ Access time from chip select		120		120		120	
$t_{a(PD)}$ Access time from chip enable/power down		150		200		250	
$t_{v(A)}$ Output data valid after address change	0		0		0		
t_{dis} Output disable time from chip select or chip enable		100		100		100	

†All AC measurements are made at 10% and 90% points.

PARAMETER MEASUREMENT INFORMATION





FIGURE 1. LOAD CIRCUIT


ROMS

7

read cycle timing



standby mode



PROGRAMMING REQUIREMENTS AND CODE ACQUISITION

PROGRAMMING REQUIREMENTS: The TMS4764 is a fixed-program memory in which the programming is performed by TI at the factory during the manufacturing cycle to the specific customer code inputs supplied. The device is organized as 8,192 8-bit words with address locations numbered 0 to 8,191. The 8-bit words are coded as a 2-digit hexadecimal number between 00 and FF. Q1 is considered the least-significant bit and Q8 the most-significant bit. For addresses, A0 is the least-significant bit and A12 is the most-significant bit.

CODE ACQUISITION: The input media containing the customer programming data can be in the form of EPROMs, or data formatted in card images and transmitted via computer modem. (Contact TI for details on card image transmission.) Either 32K or 64K EPROMS can be used or any combination of them to supply the customer data. In addition to the input media, the information requested in Table 1 is required at the same time in order to insure proper programming of device options and accurate data control.

TABLE 1. CUSTOMER/DEVICE INFORMATION

CUSTOMER: _____
 SPECIFICATION NUMBER: _____
 ROM CODE NAME: _____ ROM CODE CHECKSUM: _____

CUSTOMER PART NUMBER/SYMBOLIZATION:
 CUSTOMER IS ALLOWED TWO (2) LINES OF UP TO _____
 15 ALPHANUMERIC CHARACTERS PER LINE _____

ADDRESS ACCESS TIME (SPEED): _____

PACKAGE TYPE: PLASTIC (N) _____

PIN OPTIONS: 1 = HIGH, 0 = LOW, PD = POWER DOWN, CS = CHIP SELECT
 PIN 20: _____ PD/CS: _____

ROMs


7

TMS47128

16,384-WORD BY 8-BIT READ-ONLY MEMORY

JUNE 1983 — REVISED NOVEMBER 1985

- 16,384 X 8 Organization
- Fully Static (No Clocks, No Refresh)
- All Inputs and Outputs TTL Compatible
- Single 5-V Power Supply
- Optional Power Down or Chip Select
- Maximum Access Time from Address or Power Down
 - TMS47128-20 200 ns
 - TMS47128-25 250 ns
 - TMS47128-35 350 ns
- Pin Compatible with 27128 EPROMs
- Worst Case Active Power Dissipation
 - ... 330 mW
- Worst Case Standby Power Dissipation
 - ... 82.5 mW



description

The TMS47128 is a 131,072-bit read-only memory organized as 16,384 words of 8-bit length. This makes the TMS47128 ideal for microprocessor-based systems. The device is fabricated using N-channel self-aligned silicon-gate technology for high speed and simple interface with bipolar and CMOS circuits.

The TMS47128 is fully compatible with Series 74, 74S, or 74LS TTL and CMOS logic. The data outputs are three-state for OR-tying multiple devices on a common bus. Pins 20, 22, and 27 are mask-programmable, providing additional system flexibility. The data at the outputs is always available during a read cycle. It is not dependent on external clocking of pins 20, 22 and 27.

This ROM is supplied in a 28-pin dual-in-line plastic (N suffix) package designed for insertion in mounting-hole rows on 15,24 mm (600-mil) centers. The device is designed for operation from 0°C to 70°C.

operation, standard ROM

address (A0-A13)

The address-valid interval determines the device cycle time. The 14-bit positive-logic address is decoded on chip to select one of 16,384 words of 8-bit length in the memory array. A0 is the least-significant bit and A13 is the most-significant bit of the word address.

chip select ($\bar{S}1$ or $S1$ and $\bar{S}2$ or $S2$)

Pins 22 and 27 can be programmed during mask fabrication to be active with either a high- or a low-level input. When the signals on pins 20, 22, and 27 are active, all eight outputs are enabled; and the eight-bit addressed word can be read. When any of the signals on pins 20, 22, and 27 are not active, all eight outputs are in a high-impedance state.

PIN NOMENCLATURE	
A0-A13	Address Inputs
$\bar{E}/\bar{S}3/S3$	Chip Enable/Power Down or Chip Select
NC	No Connection
Q1-Q8	Data Out
$\bar{S}1/S1, \bar{S}2/S2$	Chip Selects
VCC	5-V Supply
VSS	Ground

ROMs

7

TMS47128

16,384-WORD BY 8-BIT READ-ONLY MEMORY


chip enable/power down (\bar{E} or \bar{E}) or chip select ($S3$ or $\bar{S}3$)

Pin 20 can be programmed during mask fabrication to be a chip-enable/power-down pin (\bar{E} or \bar{E}) or a third chip-select pin ($S3$ or $\bar{S}3$). Each option can be active high or active low. When the chip-enable/power-down pin is inactive, the chip is put into the standby mode. This reduces I_{CC1} , which in the active state is 60 mA, to a standby of I_{CC2} 15 mA. With the chip-select option, pin 20 is functionally identical to pins 22 and 27.

data out (Q1-Q8)

The eight outputs must be enabled by pins 20, 22, and 27 before the output word can be read. Data will remain valid until the address is changed or the outputs are disabled (chip deselected). When disabled, the three-state outputs are in a high-impedance state. Q1 is considered the least-significant bit, Q8 the most-significant bit.


logic symbols†



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pins 20, 22 and 27 can be active low as shown in the symbol on the left or active high as shown in the symbol on the right. In addition, pin 20 can be either a third chip select ($S3$ or $\bar{S}3$) or a chip enable/power down (\bar{E} or \bar{E}).

functional block diagram



TMS47128

16,384-WORD BY 8-BIT READ-ONLY MEMORY

absolute maximum ratings

Supply voltage range (see Note 1)	-0.5 V to 7 V
Output voltage range (see Note 1)	-1 V to 7 V
Input voltage range (see Note 1)	-1 V to 7 V
Power dissipation	500 mW
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-55°C to 150°C

NOTE 1: Voltage values are with respect to V_{SS} .

recommended operating conditions

	MIN	NOM	MAX	UNIT
V_{CC} Supply voltage	4.5	5	5.5	V
V_{IH} High-level input voltage	2	$V_{CC}+1$		V
V_{IL} Low-level input voltage	-1	0.8		V
T_A Operating free-air temperature	0	70		°C

electrical characteristics, $T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5\text{ V} \pm 10\%$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
V_{OH} High-level output voltage	$V_{CC} = 4.5\text{ V}$, $I_{OH} = -1\text{ mA}$	2.4		V
V_{OL} Low-level output voltage	$V_{CC} = 4.5\text{ V}$, $I_{OL} = 2.1\text{ mA}$		0.4	V
I_I Input current	$V_{CC} = 5.5\text{ V}$, $0\text{ V} \leq V_{IN} \leq 5.5\text{ V}$		10	μA
I_O Output leakage current	$V_O = 0.4\text{ V}$ to V_{CC} , Chip deselected		± 10	μA
I_{CC1} Supply current from V_{CC} (active)	$V_{CC} = 5.5\text{ V}$, $V_I = V_{CC}$ output not loaded		60	mA
I_{CC2} Supply current from V_{CC} (power down)	$V_{CC} = 5.5\text{ V}$		15	mA
C_i Input capacitance	$V_O = 0\text{ V}$, $f = 1\text{ MHz}$, $T_A = 25^\circ\text{C}$		6	pF
C_o Output capacitance	$V_O = 0\text{ V}$, $f = 1\text{ MHz}$, $T_A = 25^\circ\text{C}$		12	pF

switching characteristics, $T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5\text{ V} \pm 10\%$ (see Figure 1)†

PARAMETER	TMS47128-20		TMS47128-25		TMS47128-35		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{a(A)}$ Access time from address	200		250		350		ns
$t_{a(S)}$ Access time from chip select	120		120		150		
$t_{a(PD)}$ Access time from power down/chip enable	200		250		350		
$t_{v(A)}$ Output data valid after address change	0		0		0		
t_{dis} Output disable time from chip select/chip enable	100		100		100		

†All AC measurements are made at 10% and 90% points.

ROMS

7

PARAMETER MEASUREMENT INFORMATION






FIGURE 1. LOAD CIRCUIT

read cycle timing



standby mode



TMS47128
16,384-WORD BY 8-BIT READ-ONLY MEMORY

PROGRAMMING REQUIREMENTS AND CODE ACQUISITION

PROGRAMMING REQUIREMENTS: The TMS47128 is a fixed-program memory in which the programming is performed by TI at the factory during the manufacturing cycle to the specific customer code inputs supplied. The device is organized as 16,384 8-bit words with address locations numbered 0 to 16,383. The 8-bit words are coded as a 2-digit hexadecimal number between 00 and FF. Q1 is considered the least-significant bit and Q8 the most-significant bit. For addresses, A0 is the least-significant bit and A13 is the most-significant bit.

CODE ACQUISITION: The input media containing the customer programming data can be in the form of EPROMs, or data formatted in card images and transmitted via computer modem. (contact TI for details on card image transmission.) Either 64K or 128K EPROMS can be used or any combination of them to supply the customer data. In addition to the input media, the information requested in Table 1 is required at the same time in order to insure proper programming of device options and accurate data control.

TABLE 1. CUSTOMER/DEVICE INFORMATION.

CUSTOMER: _____
SPECIFICATION NUMBER: _____
ROM CODE NAME: _____ ROM CODE CHECKSUM: _____
CUSTOMER PART NUMBER/SYMBOLIZATION:
CUSTOMER IS ALLOWED TWO (2) LINES OF UP TO _____
15 ALPHANUMERIC CHARACTERS PER LINE _____
ADDRESS ACCESS TIME (SPEED): _____
PACKAGE TYPE: PLASTIC (N) _____
PIN OPTIONS: 1 = HIGH, 0 = LOW, PD = POWER DOWN, CS = CHIP SELECT
PIN 20: _____ PIN 22: _____ PD/CS: _____
PIN 27: _____

ROMS

7

TMS47256

32,768-WORD BY 8-BIT READ-ONLY MEMORY

JUNE 1983 — REVISED NOVEMBER 1985

- 32,768 X 8 Organization
- Fully Static (No Clocks, No Refresh)
- All Inputs and Outputs TTL Compatible
- Single 5-V Power Supply
- Optional Power Down or Chip Select
- Maximum Access Time from Address or Power Down



TMS47256-20	200 ns
TMS47256-25	250 ns
TMS47256-30	300 ns
- Worst Case Active Power Dissipation . . . 330 mW
- Worst Case Standby Power Dissipation . . . 82.5 mW
- Pin Compatible with 27256 and 27C256 Type EPROMs

description

The TMS47256 is a 262,144-bit read-only memory organized as 32,768 words of 8-bit length. This makes the TMS47256 ideal for microprocessor-based systems. The device is fabricated using N-channel self-aligned silicon-gate technology for high speed and simple interface with bipolar and CMOS circuits.

The TMS47256 is fully compatible with Series 74, 74S, or 74LS TTL and CMOS logic. The data outputs are three state for OR-tying multiple devices on a common bus. Pins 20 and 22 (dual-in-line package) and pins 23 and 25 (chip carrier) are mask programmable, providing additional system flexibility. The data at the outputs is always available during a read cycle. It is not dependent on external clocking of \bar{E} and \bar{S} pins.

This ROM is supplied in a 28-pin dual-in-line plastic (N suffix) package designed for insertion in mounting-hole rows on 15,24-mm (600-mil) centers. It is also supplied in a 32-lead plastic leaded chip carrier package designed for surface mount applications using 1,25-mm (50-mil) lead spacing. Both package styles conform to JEDEC standards. The device is designed for operation from 0°C to 70°C.



PIN NOMENCLATURE	
A0-A14	Address Inputs
$\bar{E}/\bar{S}2/S2$	Chip Enable/Power Down or Chip Select
NC	No Connection
NU	Make No External Connection
Q1-Q8	Data Out
$\bar{S}1/S1$	Chip Select
VCC	5-V Supply
VSS	Ground

ROMs

7

TMS47256

32,768-WORD BY 8-BIT READ-ONLY MEMORY

operation

address (A0-A14)

The address-valid interval determines the device cycle time. The 15-bit positive-logic address is decoded on chip to select one of 32,768 words of 8-bit length in the memory array. A0 is the least-significant bit and A14 is the most-significant bit of the word address.

chip select ($\bar{S}1$ or S1)

Pin 22 (dual-in-line package) and pin 25 (chip carrier) can be programmed during mask fabrication to be active with either a high- or low-level input. When the signal on both pins 22 and 20 (dual-in-line package) and pins 23 and 25 (chip carrier) are active, all eight outputs are enabled; and the eight-bit addressed word can be read. When the signal on either of these pins is not active, all eight outputs are in a high-impedance state.

chip enable/power down (\bar{E} or E) or chip select ($\bar{S}2$ or S2)

Pin 20 (dual-in-line package) and pin 23 (chip carrier) can be programmed during mask fabrication to be a chip-enable/power down pin (\bar{E} or E) or a secondary chip-select pin ($\bar{S}2$ or S2). Each option can be active high or active low. When the chip-enable/power-down pin is inactive, the chip is put in the standby mode. This reduces I_{CC1} , which in the active state is 60 mA, to a standby I_{CC2} of 15 mA. With the chip-select option, pin 20 is functionally identical to pin 22 for the dual-in-line package and pin 23 is functionally identical to pin 25 for the chip carrier.


data out (Q1-Q8)

The eight outputs must be enabled by the \bar{E} and \bar{S} pins before the output word can be read. Data will remain valid until the address is changed or the outputs are disabled (chip deselected). When disabled, the three-state outputs are in a high-impedance state. Q1 is considered the least-significant bit, Q8 the most-significant bit.

ROMS

7


logic symbols†



†These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pins 20 and 22 can be active low as shown in the symbol on the left or active high as shown in the symbol on the right. In addition, pin 20 can be either a secondary chip select (S2 or $\bar{S}2$) or a chip enable/power down (E or \bar{E}). The pin numbers shown are for the 28-pin dual-in-line package.

functional block diagram



absolute maximum ratings

Supply voltage to ground potential (see Note 1)	-0.5 V to 7 V
Applied output voltage (see Note 1)	-1 V to 7 V
Applied input voltage (see Note 1)	-1 V to 7 V
Power dissipation500 mW
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-55°C to 150°C

NOTE 1: Voltage values are with respect to V_{SS}.

recommended operating conditions

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	4.5	5	5.5	V
V _{IH}	High-level input voltage	2		V _{CC} +1	V
V _{IL}	Low-level input voltage	-1		0.8	V
T _A	Operating free-air temperature	0		70	°C

TMS47256
32,768-WORD BY 8-BIT READ-ONLY MEMORY

electrical characteristics, $T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5\text{ V} \pm 10\%$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	MAX	UNIT
V_{OH}	High-level output voltage	$V_{CC} = 4.5\text{ V}$,	$I_{OH} = -1\text{ mA}$	2.4		V
V_{OL}	Low-level output voltage	$V_{CC} = 4.5\text{ V}$,	$I_{OL} = 2.1\text{ mA}$		0.4	V
I_I	Input current	$V_{CC} = 5.5\text{ V}$,	$0\text{ V} \leq V_{IN} \leq 5.5\text{ V}$		10	μA
I_O	Output leakage current	$V_O = 0\text{ V}$ to V_{CC} ,	Chip deselected		± 10	μA
I_{CC1}	Supply current from V_{CC} (active)	$V_{CC} = 5.5\text{ V}$,	$V_I = V_{CC}$ Output not loaded		60	mA
I_{CC2}	Supply current from V_{CC} (power down)	$V_{CC} = 5.5\text{ V}$			15	mA
C_i	Input capacitance	$V_O = 0\text{ V}$,	$T_A = 25^\circ\text{C}$,			
		$f = 1\text{ MHz}$			6	pF
C_o	Output capacitance	$V_O = 0\text{ V}$,	$T_A = 25^\circ\text{C}$,			
		$f = 1\text{ MHz}$			12	pF

switching characteristics, $T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5\text{ V} \pm 10\%$ (see Figure 1)[†]

PARAMETER	TMS47256-20		TMS47256-25		TMS47256-30		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	
$t_a(\text{AD})$	200		250		300		ns
$t_a(\text{S})$	120		120		120		
$t_a(\text{PD})$	200		250		300		
$t_v(\text{A})$	0		0		0		
t_{dis}	100		100		100		

[†]All AC measurements are made at 10% and 90% points.

ROMS

7

PARAMETER MEASUREMENT INFORMATION






FIGURE 1. LOAD CIRCUIT

read cycle timing



standby mode



TMS47256
32,768-WORD BY 8-BIT READ-ONLY MEMORY

PROGRAMMING REQUIREMENTS AND CODE ACQUISITION

PROGRAMMING REQUIREMENTS: The TMS47256 is a fixed-program memory in which the programming is performed by TI at the factory during the manufacturing cycle to the specific customer code inputs supplied. The device is organized as 32,768 8-bit words with address locations numbered 0 to 32,767. The 8-bit words are coded as a 2-digit hexadecimal number from 00 and FF. Q1 is considered the least-significant bit and Q8 is the most-significant bit. For addresses, A0 is the least-significant bit and A14 is the most-significant bit.

CODE ACQUISITION: The input media containing the customer programming data can be in the form of EPROMs, or data formatted in card images and transmitted via computer modem (contact TI for details on card image transmission). Either 64K, 128K, or 256K EPROMs can be used or any combination of them to supply the customer data. In addition to the input media, the information requested in Table 1 is required at the same time in order to insure proper programming of device options and accurate data control.

TABLE 1. CUSTOMER/DEVICE INFORMATION

CUSTOMER: _____
SPECIFICATION NUMBER: _____
ROM CODE NAME: _____ ROM CODE CHECKSUM: _____
CUSTOMER PART NUMBER/SYMBOLIZATION:
CUSTOMER IS ALLOWED TWO (2) LINES OF UP TO _____
15 ALPHANUMERIC CHARACTERS PER LINE _____
ADDRESS ACCESS TIME (SPEED): _____
PACKAGE TYPE: PLASTIC (N) _____ SURFACE MOUNT (FM) _____
PIN OPTIONS: 1 = HIGH, 0 = LOW, PD = POWER DOWN, CS = CHIP SELECT
N PACKAGE: PIN 20 _____ PIN 22 _____ PD/CS _____
FM PACKAGE: PIN 23 _____ PIN 25 _____ PD/CS _____

ROMS

7

- 32,768 X 8 Organization
- Fully Static (No Clocks, No Refresh)
- All Inputs and Outputs TTL Compatible
- Single 5-V Power Supply
- HVCMOS Technology
- Maximum Access Time from Address or Power Down
 - TMS47C256-15 150 ns
 - TMS47C256-20 200 ns
 - TMS47C256-25 250 ns
- Pin Compatible with 27256 EPROMs
- Worst Case Active Power Dissipation . . . 275 mW
- Worst Case Standby Power Dissipation . . . 2.8 mW

description

The TMS47C256 is a 262,144-bit read-only memory organized as 32,768 words of 8-bit length. This makes the TMS47C256 ideal for microprocessor-based systems. The device is fabricated using HVCMOS technology for high speed and simple interface with bipolar and CMOS circuits.


The TMS47C256 is fully compatible with Series 74, 74S, or 74LS TTL and CMOS logic. The data outputs are three state for OR-tying multiple devices on a common bus. The data at the outputs is always available during a read cycle. It is not dependent on external clocking of the chip-select pin(s).

This ROM is supplied in a 28-pin dual-in-line plastic (N suffix) package designed for insertion in mounting-hole rows on 15,24-mm (600-mil) centers. It is also supplied in a 32-lead plastic leaded chip carrier package using 1,25-mm (50-mil) lead spacing. Both package styles conform to JEDEC standards. The device is designed for operation from 0°C to 70°C.


operation

address (A0-A14)

The address-valid interval determines the device cycle time. The 15-bit positive-logic address is decoded on-chip to select one of 32,768 words of 8-bit length in the memory array. A0 is the least-significant bit and A14 the most-significant bit of the word address.



**FM PACKAGE
(TOP VIEW)**



PIN NOMENCLATURE	
A0-A14	Address Inputs
E	Chip Enable/Power Down
NC	No Connection
NU	Make No External Connection
Q1-Q8	Data Out
S	Chip Select
VCC	5-V Supply
VSS	Ground

TMS47C256
32,768-WORD BY 8-BIT READ-ONLY MEMORY

chip select (\bar{S})

When the signal on both the chip-select and chip-enable/power-down pins are active, all eight outputs are enabled; and the 8-bit addressed word can be read. When the signal on either the chip-select or the chip-enable/power-down pin is not active, all eight outputs are in a high-impedance state.

chip enable/power down (\bar{E})

When the chip-enable/power-down pin is inactive, the chip is put in the standby mode. This reduces I_{CC1} , which in the active state is 50 mA, to a standby I_{CC2} of 500 μ A. In this mode all outputs are in a high-impedance state.


data out (Q1-Q8)

The eight outputs must be enabled by the chip-select and chip-enable/power-down pins before the output word can be read. Data will remain valid until the address is changed or the outputs are disabled (chip deselected). When disabled, the three-state outputs are in a high-impedance state. Q1 is considered the least-significant bit, Q8 the most-significant bit.

logic symbol†


ROMs

7



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. The pin numbers shown are for the 28-pin dual-in-line package.

functional block diagram



absolute maximum ratings

Supply voltage to ground potential (see Note 1)	-0.5 V to 7 V
Applied output voltage (see Note 1)	-0.3 V to $V_{CC} + 0.3$ V
Applied input voltage (see Note 1)	-0.3 V to $V_{CC} + 0.3$ V
Power dissipation	300 mW
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-55°C to 150°C

NOTE 1: Voltage values are with respect to V_{SS} .

recommended operating conditions

		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	4.5	5	5.5	V
V_{IH}	High-level input voltage	2		V_{CC}	V
V_{IL}	Low-level input voltage	-0.5		0.8	V
T_A	Operating free-air temperature	0		70	°C

TMS47C256
32,768-WORD BY 8-BIT READ-ONLY MEMORY

electrical characteristics, $T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5\text{ V} \pm 10\%$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	MAX	UNIT
V_{OH}	High-level output voltage	$V_{CC} = 4.5\text{ V}$,	$I_{OH} = -400\ \mu\text{A}$	2.4		V
V_{OL}	Low-level output voltage	$V_{CC} = 4.5\text{ V}$,	$I_{OL} = 2.1\text{ mA}$		0.4	V
I_I	Input current	$V_{CC} = 5.5\text{ V}$,	$0\text{ V} \leq V_{IN} \leq 5.5\text{ V}$		10	μA
I_O	Output leakage current	$V_O = 0\text{ V}$ to V_{CC} ,	Chip deselected		± 10	μA
I_{CC1}	Supply current from V_{CC} (active)	$V_{CC} = 5.5\text{ V}$,	$V_I = V_{CC}$ Output not loaded		50	mA
I_{CC2}	Supply current from V_{CC} (power down)	$V_{CC} = 5.5\text{ V}$			500	μA
C_i	Input capacitance	$V_O = 0\text{ V}$,	$T_A = 25^\circ\text{C}$,		6	pF
		$f = 1\text{ MHz}$				
C_o	Output capacitance	$V_O = 0\text{ V}$,	$T_A = 25^\circ\text{C}$,		12	pF
		$f = 1\text{ MHz}$				

switching characteristics, $T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5\text{ V} \pm 10\%$ (see Figure 1)†

PARAMETER	TMS47C256-15		TMS47C256-20		TMS47C256-25		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	
$t_a(A)$	Access time from address		150		200		ns
$t_a(S)$	Access time from chip select		75		75		
$t_a(PD)$	Access time from power down/chip enable		150		200		
$t_v(A)$	Output data valid after address change		0		0		
t_{dis}	Output disable time from chip select/chip enable		60		60		

†All AC measurements are made at 10% and 90% points.

ROMs

7

PARAMETER MEASUREMENT INFORMATION






FIGURE 1. LOAD CIRCUIT

read cycle timing



standby mode



TMS47C256
32,768-WORD BY 8-BIT READ-ONLY MEMORY

PROGRAMMING REQUIREMENTS AND CODE ACQUISITION

PROGRAMMING REQUIREMENTS: The TMS47C256 is a fixed program memory in which the programming is performed by TI at the factory during the manufacturing cycle to the specific customer code inputs supplied. The device is organized as 32,768 8-bit words with address locations numbered 0 to 32,767. The 8-bit words are coded as a 2-digit hexadecimal number between 00 and FF. Q1 is considered the least-significant bit and Q8 the most-significant bit. For addresses, A0 is the least-significant bit and A14 is the most-significant bit.

CODE ACQUISITION: The input media containing the customer programming data can be in the form of EPROMs, or data formatted in card images and transmitted via computer modem (contact TI for details on card image transmission). Either 64K, 128K, or 256K EPROMs can be used or any combination of them to supply the customer data. In addition to the input media, the information requested in Table 1 is required at the same time in order to insure proper programming of device options and accurate data control.


TABLE 1. CUSTOMER/DEVICE INFORMATION

CUSTOMER: _____
SPECIFICATION NUMBER: _____
ROM CODE NAME: _____ ROM CODE CHECKSUM: _____
CUSTOMER PART NUMBER/SYMBOLIZATION:
CUSTOMER IS ALLOWED TWO (2) LINES OF UP TO _____
15 ALPHANUMERIC CHARACTERS PER LINE _____
ADDRESS ACCESS TIME (SPEED): _____
PACKAGE TYPE: PLASTIC (N) _____ SURFACE MOUNT (FM) _____

ROMs

7

- 65,536 X 8 Organization
- Fully Static (No Clocks, No Refresh)
- All Inputs and Outputs TTL and CMOS Compatible
- Single 5-V Power Supply
- Standby Mode for Minimum Power Usage
- Maximum Access Time from Address or Power Down
 TMS47C512-20 200 ns
 TMS47C512-25 250 ns
 TMS47C512-30 300 ns
- Pin Compatible with 27512 EPROMs



description

The TMS47C512 is a 524,288-bit read-only memory organized as 65,536 words of 8-bit length. This makes the TMS47C512 ideal for microprocessor-based systems. The device is fabricated using HVCMOS technology for high speed and simple interface with bipolar and CMOS circuits.

The TMS47C512 is fully compatible with Series 74, 74S, or 74LS TTL and CMOS logic. The data outputs are three state for OR-tying multiple devices on a common bus. The chip-select and chip-enable/power-down pins are mask programmable, providing additional system flexibility. The data at the outputs is always available during a read cycle. It is not dependent on external clocking of the chip-select and chip-enable/power-down pins.


This ROM is supplied in a 28-pin dual-in-line plastic (N suffix) package designed for insertion in mounting-hole rows on 15,24-mm (600-mil) centers. It is also supplied in a 32-lead plastic leaded chip carrier package using 1,25-mm (50-mil) lead spacing. Both package styles conform to JEDEC standards. The device is designed for operation from 0°C to 70°C.

operation

address (A0-A15)

The address-valid interval determines the device cycle time. The 16-bit positive-logic address is decoded on-chip to select one of 65,636 words of 8-bit length in the memory array. A0 is the least-significant bit and A15 is the most-significant bit of the word address.

**FM PACKAGE
(TOP VIEW)**



PIN NOMENCLATURE	
A0-A15	Address Inputs
E/E	Chip Enable/Power Down
NC	No Connection
NU	Make No External Connection
Q1-Q8	Data Out
S/S	Chip Select
VCC	5-V Supply
VSS	Ground

TMS47C512
65,536-WORD BY 8-BIT READ-ONLY MEMORY

chip select (\bar{S} or S)

The chip-select pin (pin 23 for the dual-in-line package and pin 25 for the chip carrier) can be programmed during mask fabrication to be active with either a high- or low-level input. When the signal on both the chip-select and chip-enable/power-down pins are active, all eight outputs are enabled; and the 8-bit addressed word can be read. When the signals on the chip-select and chip-enable/power-down pins are not active, all eight outputs are in a high-impedance state. Pin 22 (dual-in-line package) and pin 25 (chip carrier) can also be programmed as a no connection if only a chip enable is required.


chip enable/power down (\bar{E})

The chip-enable/power-down pin (pin 20 for the dual-in-line package and pin 23 for the chip carrier) can be programmed during mask fabrication to be active with either a high-level or low-level input. When the chip-enable/power-down pin is inactive, the chip is put into the standby mode. In this mode all outputs are in the high-impedance state.

data out (Q1-Q8)

The eight outputs must be enabled by the chip-select and chip-enable/power-down pins before the output word can be read. Data will remain valid until the address is changed or the outputs are disabled (chip deselected). When disabled, the three-state outputs are in a high-impedance state. Q1 is considered the least-significant bit, Q8 the most-significant bit.

logic symbol†




†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

The pin numbers shown are for the 28-pin dual-in-line package. Pins 20 and 22 can be active low as shown in the symbol above or active high. In addition, pin 22 can be a no connection.

TMS47C512 65,536-WORD BY 8-BIT READ-ONLY MEMORY

functional block diagram



absolute maximum ratings

Supply voltage to ground potential (see Note 1)	-0.5 V to 7 V
Applied output voltage (see Note 1)	-0.3 V to $V_{CC} + 0.3$ V
Applied input voltage (see Note 1)	-0.3 V to $V_{CC} + 0.3$ V
Power dissipation	T.B.D.
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-55°C to 150°C

NOTE 1: Voltage values are with respect to V_{SS} .

recommended operating conditions

		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	4.5	5	5.5	V
V_{IH}	High-level input voltage	2		V_{CC}	V
V_{IL}	Low-level input voltage	-0.5		0.8	V
T_A	Operating free-air temperature	0		70	°C

Additional information on these products can be obtained from the factory as it becomes available.

TMS47C512
65,536-WORD BY 8-BIT READ-ONLY MEMORY

electrical characteristics, $T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5\text{ V} \pm 10\%$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	MAX	UNIT
V_{OH}	High-level output voltage	$V_{CC} = 4.5\text{ V}$,	$I_{OH} = -400\ \mu\text{A}$	2.4		V
V_{OL}	Low-level output voltage	$V_{CC} = 4.5\text{ V}$,	$I_{OL} = 2.1\text{ mA}$		0.4	V
I_I	Input leakage current	$V_{CC} = 5.5\text{ V}$,	$0\text{ V} \leq V_{IN} \leq 5.5\text{ V}$		10	μA
I_O	Output leakage current	$V_O = 0\text{ V}$ to V_{CC} ,	Chip deselected		± 10	μA
I_{CC1}	Supply current from V_{CC} (active)	$V_{CC} = 5.5\text{ V}$,	$V_I = V_{CC}$ Output not loaded		T.B.D.	
I_{CC2}	Supply current from V_{CC} (standby)	$V_{CC} = 5.5\text{ V}$			T.B.D.	
C_i	Input capacitance	$V_O = 0\text{ V}$,	$T_A = 25^\circ\text{C}$,		10	pF
C_o	Output capacitance	$V_O = 0\text{ V}$,	$T_A = 25^\circ\text{C}$,		15	pF
		$f = 1\text{ MHz}$				

switching characteristics, $T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5\text{ V} \pm 10\%$ (unless otherwise noted)

PARAMETER		TMS47C512-20		TMS47C512-25		TMS47C512-30		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
$t_a(A)$	Access time from address		200		250		300	ns
$t_a(S)$	Access time from chip select		100		100		100	
$t_a(PD)$	Access time from power down/chip enable		200		250		300	
$t_v(A)$	Output data valid after address change	0		0		0		
t_{dis}	Output disable time from chip select		100		100		100	

† All AC measurements are made at 10% and 90% points.

ROMS

7

PARAMETER MEASUREMENT INFORMATION






FIGURE 1. LOAD CIRCUIT

Additional information on these products can be obtained from the factory as it becomes available.

read cycle timing



standby mode



TMS47C512
65,536-WORD BY 8-BIT READ-ONLY MEMORY

PROGRAMMING REQUIREMENTS AND CODE ACQUISITION

PROGRAMMING REQUIREMENTS: The TMS47C512 is a fixed-program memory in which the programming is performed by TI at the factory during the manufacturing cycle to the specific customer code requirements. The device is organized as 65,536 8-bit words with address locations numbered 0 to 65,535. The 8-bit words can be coded as a 2-digit hexadecimal number between 00 and FF. Q1 is considered the least-significant bit and Q8 the most-significant bit. For addresses, A0 is the least-significant bit and A15 is the most significant bit.

CODE ACQUISITION: The input media containing the customer programming data can be in the form of EPROMs, or data formatted in card images and transmitted via computer modem (contact TI for details on card image transmission). Either 64K, 128K, 256K, or 512K EPROMS can be used or any combination of them to supply the customer data. In addition to the input media, the information requested in Table 1 is required at the same time in order to insure proper programming of device options and accurate data control.

TABLE 1. CUSTOMER/DEVICE INFORMATION

CUSTOMER: _____
SPECIFICATION NUMBER: _____
ROM CODE NAME: _____ ROM CODE CHECKSUM: _____
CUSTOMER PART NUMBER/SYMBOLIZATION:
CUSTOMER IS ALLOWED TWO (2) LINES OF UP TO _____
15 ALPHANUMERIC CHARACTERS PER LINE _____
ADDRESS ACCESS TIME (SPEED): _____
PACKAGE TYPE: PLASTIC (N) _____ SURFACE MOUNT (FM) _____
PIN OPTIONS: 1 = HIGH, 0 = LOW.
N PACKAGE: PIN 20: _____ PIN 22: _____
PLCC: PIN 23: _____ PIN 25: _____

ROMs

7

- **131,072 X 8 Organization**
- **Fully Static (No Clocks, No Refresh)**
- **All Inputs and Outputs TTL and CMOS Compatible**
- **Single 5-V Power Supply**
- **Standby Mode for Minimum Power Usage**
- **Maximum Access Time from Address or Power Down**
 TMS47C1024-20 200 ns
 TMS47C1024-25 250 ns
 TMS47C1024-30 300 ns

description

The TMS47C1024 is a 1,048,576-bit read-only memory organized as 131,072 words of 8-bit length. This makes the TMS47C1024 ideal for microprocessor-based systems. The device is fabricated using HVCMOS technology for high speed and simple interface with bipolar and CMOS circuits.



The TMS47C1024 is fully compatible with Series 74, 74S, or 74LS TTL and CMOS logic. The data outputs are three state for OR-tying multiple devices on a common bus. The chip-enable/power-down pin is mask programmable, providing additional system flexibility. The data at the outputs is always available during a read cycle. It is not dependent on external clocking of the chip-enable/power-down pin.

This ROM is supplied in a 28-pin dual-in-line plastic (N suffix) package designed for insertion in mounting-hole rows on 15,24-mm (600-mil) centers. It is also supplied in a 32-lead plastic leaded chip carrier package using 1,25-mm (50-mil) lead spacing. Both package styles conform to JEDEC standards. The device is designed for operation from 0°C to 70°C.

operation

address (A0-A16)

The address-valid interval determines the device cycle time. The 17-bit positive-logic address is decoded on-chip to select one of 131,072 words of 8-bit length in the memory array. A0 is the least-significant bit and A16 is the most-significant bit of the word address.



PIN NOMENCLATURE	
A0-A16	Address Inputs
E/E	Chip Enable/Power Down
NC	No Connection
NU	Make No Internal Connection
Q1-Q8	Data Out
VCC	5-V Supply
VSS	Ground

TMS47C1024
131,072-WORD BY 8-BIT READ-ONLY MEMORY


chip-enable/power down (\bar{E} or E)

The chip-enable/power-down pin can be programmed during mask fabrication to be active with either a high- or low-level input. When the signal on the chip-enable/power-down pin is active, all eight outputs are enabled; and the 8-bit addressed word can be read. When the signal on the chip-enable/power-down pin is not active, all eight outputs are in a high-impedance state and the device goes into a standby current mode.

data out (Q1-Q8)


The eight outputs must be enabled by the chip-enable/power-down pin before the output word can be read. Data will remain valid until the address is changed or the outputs are disabled (chip deselected). When disabled, the three-state outputs are in a high-impedance state. Q1 is considered the least-significant bit, Q8 the most-significant bit.

logic symbol†



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. The pin numbers shown are for the 28-pin dual-in-line package. Pin 20 can be active low as shown in the symbol above or active high.

functional block diagram



absolute maximum ratings

Supply voltage to ground potential (see Note 1)	-0.5 V to 7 V
Applied output voltage (see Note 1)	-0.3 V to $V_{CC} + 0.3$ V
Applied input voltage (see Note 1)	-0.3 V to $V_{CC} + 0.3$ V
Power dissipation	T.B.D.
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-55°C to 150°C

NOTE 1: Voltage values are with respect to V_{SS} .

recommended operating conditions

		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	4.5	5	5.5	V
V_{IH}	High-level input voltage	2		V_{CC}	V
V_{iL}	Low-level input voltage	-0.5		0.8	V
T_A	Operating free-air temperature	0		70	°C

Additional information on these products can be obtained from the factory as it becomes available.

TMS47C1024
131,072-WORD BY 8-BIT READ-ONLY MEMORY

electrical characteristics, $T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5\text{ V} \pm 10\%$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	MAX	UNIT
V_{OH}	High-level output voltage	$V_{CC} = 4.5\text{ V}$,	$I_{OH} = -400\ \mu\text{A}$	2.4		V
V_{OL}	Low-level output voltage	$V_{CC} = 4.5\text{ V}$,	$I_{OL} = 2.1\text{ mA}$		0.4	V
I_I	Input leakage current	$V_{CC} = 5.5\text{ V}$,	$0\text{ V} \leq V_{IN} \leq 5.5\text{ V}$		± 10	μA
I_O	Output leakage current	$V_O = 0.4\text{ V}$ to V_{CC} , Chip deselected			± 10	μA
I_{CC1}	Supply current from V_{CC} (active)	$V_{CC} = 5.5\text{ V}$,	$V_I = V_{CC}$ Output not loaded	T.B.D.		
I_{CC2}	Supply current from V_{CC} (standby)	$V_{CC} = 5.5\text{ V}$		T.B.D.		
C_i	Input capacitance	$V_O = 0\text{ V}$,	$T_A = 25^\circ\text{C}$,		10	pF
C_o	Output capacitance	$V_O = 0\text{ V}$,	$T_A = 25^\circ\text{C}$,		15	pF
		$f = 1\text{ MHz}$				

switching characteristics, $T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5\text{ V} \pm 10\%$ (see Figure 1)†

PARAMETER		TMS47C1024-20		TMS47C1024-25		TMS47C1024-30		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
$t_a(A)$	Access time from address		200		250		300	ns
$t_a(E)$	Access time from chip enable		200		250		300	
$t_v(A)$	Output data valid after address change	0		0		0		
t_{dis}	Output disable time from chip enable		100		100		100	

†All AC measurements are made at 10% and 90% points.

PARAMETER MEASUREMENT INFORMATION





FIGURE 1. LOAD CIRCUIT

Additional information on these products can be obtained from the factory as it becomes available.

read cycle timing



PROGRAMMING REQUIREMENTS AND CODE ACQUISITION

PROGRAMMING REQUIREMENTS: The TMS47C1024 is a fixed-program memory in which the programming is performed by TI at the factory during the manufacturing cycle to the specific customer code inputs supplied. The device is organized as 131,072 8-bit words with address locations numbered 0 to 131,071. The 8-bit words can be coded as a 2-digit hexadecimal number between 00 and FF. Q1 is considered the least-significant bit and Q8 the most-significant bit. For addresses, A0 is the least-significant bit and A16 is the most-significant bit.

CODE ACQUISITION: The input media containing the customer programming data can be in the form of EPROMs, or data formatted in card images and transmitted via computer modem (contact TI for details on card image transmission). Either 64K, 128K, 256K, 512K, or 1024K EPROMs can be used or any combination of them to supply the customer data. In addition to the input media, the information requested in Table 1 is required at the same time in order to insure proper programming of device options and accurate data control.

TABLE 1. CUSTOMER/DEVICE INFORMATION

CUSTOMER: _____
 SPECIFICATION NUMBER: _____
 ROM CODE NAME: _____ ROM CODE CHECKSUM: _____
 CUSTOMER PART NUMBER/SYMBOLIZATION:
 CUSTOMER IS ALLOWED TWO (2) LINES OF UP TO _____
 15 ALPHANUMERIC CHARACTERS PER LINE _____
 ADDRESS ACCESS TIME (SPEED): _____
 PACKAGE TYPE: PLASTIC (N) _____ SURFACE MOUNT (FM) _____
 PIN OPTIONS: 1 = HIGH, 0 = LOW
 N PACKAGE: PIN 20: _____
 PLCC: PIN 23 _____

General Information	1
Interchangeability Guide	2
Glossary/Timing Conventions/Data Sheet Structure	3
Dynamic RAMs	4
Dynamic RAM Modules	5
EPROMs/PROMs	6
ROMs	7
Military Products	8
Applications Information	9
Logic Symbols	10
Mechanical Data	11
ESD Guidelines	12



ATTENTION

These devices contain circuits to protect the inputs and outputs against damage due to high static voltages or electrostatic fields; however, it is advised that precautions be taken to avoid application of any voltage higher than maximum-rated voltages to these high-impedance circuits.

Unused inputs must always be connected to an appropriate logic voltage level, preferably either supply voltage or ground.


Additional information concerning the handling of ESD sensitive devices is provided in Section 12 in a document entitled *"Guidelines for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies."*

SMJ4161 65,536-BIT MULTIPOINT VIDEO RAM

NOVEMBER 1985

- MIL-STD-883C High-Reliability Processed and -55°C to 100°C (S Designator) Temperature Range, 20-Pin 300-Mil Ceramic Sidebrazed Package
- Dual Accessibility — One Port Sequential Access, One Port Random Access
- Four Cascaded 64-Bit Serial Shift Registers for Sequential Access Applications
- Designed for both Video and Non-Video Applications
- Fast Serial Port . . . Can Be Configured for Video Data Rates in Excess of 150 MHz
- $\overline{TR}/\overline{OE}$ as Output Enable Allows Direct Connection of D, Q and Address Lines to Simplify System Design
- Random-Access Port Looks Exactly Like a SMJ4164
- Separate Serial In and Serial Out to Allow Simultaneous Shift In and Out
- 65,536 × 1 Organization
- Supported by TI's Video System Controller (VSC)
- Maximum Access Time from \overline{RAS} Less Than 150 ns
- Minimum Cycle Time (Read or Write) Less Than 240 ns
- Long Refresh Period . . . 4 ms
- Low Refresh Overhead Time . . . As Low As 1.7% of Total Refresh Period
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Unlatched Outputs for Both Random and Serial Access
- Common I/O Capability with Early Write Feature
- Page-Mode Operation for Faster Access
- Low Power Dissipation (SMJ4161-15)
 - Operating . . . 250 mW (Typical)
 - Standby . . . 80 mW (Typical)
- New SMOS (Scaled-MOS) N-Channel Technology
- \overline{SOE} Simplifies Multiplexing of Serial Data Streams

JD PACKAGE (TOP VIEW)



PIN NOMENCLATURE	
A0-A7	Address Inputs
\overline{CAS}	Column-Address Strobe
D	Random-Access Data In
Q	Random-Access Data Out
\overline{RAS}	Row-Address Strobe
SCLK	Serial Data Clock
SIN	Serial Data In
\overline{SOE}	Serial Output Enable
SOUT	Serial Data Out
$\overline{TR}/\overline{OE}$	Register Transfer/Q Output Enable
VDD	5-V Supply
VSS	Ground
\overline{W}	Write Enable



PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 225012 • DALLAS, TEXAS 75265

Copyright © 1985, Texas Instruments Incorporated

SMJ4161

65,536-BIT MULTIPOINT VIDEO RAM

description

The SMJ4161 is a high-speed, dual-access 65,536-bit dynamic random-access memory. The random-access port makes the memory look like it is organized as 65,536 words of one bit each like the SMJ4164. The sequential access port is interfaced to an internal 256-bit dynamic shift register organized as four cascaded 64-bit shift registers which makes the memory look like it is organized as up to 256 words of up to 256 bits each which are accessed serially. One, two, three, or four 64-bit shift registers can be sequentially read out after a transfer cycle depending on a two-bit code applied to the two most significant column address inputs. The SMJ4161 employs state-of-the-art SMOS (Scaled-MOS) N-channel double-level polysilicon gate technology for very high performance combined with low cost and improved reliability.

The SMJ4161 features full asynchronous dual access capability except when transferring data between the shift register and the memory array.

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with $\overline{\text{RAS}}$ in order to retain data. $\overline{\text{CAS}}$ can remain high during the refresh sequence to conserve power. Note that the transfer of a row of data from the memory array to the shift register also refreshes that row.


All inputs and outputs, including clocks, are compatible with Series 54 TTL. All address lines and data in are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The SMJ4161 is offered in a 20-pin ceramic dual-in-line package. It is guaranteed for operation from $T_A = -55^\circ\text{C}$ to $T_C = 100^\circ\text{C}$. The dual-in-line package is designed for insertion in mounting-hole rows on 7,62-mm (300-mil) centers.

random access address space to sequential address space mapping

The SMJ4161 is designed with each row divided into four, 64-column sections (see functional block diagram). The first column section to be shifted out is selected by the two most significant column address bits. If the two bits represent binary 00, then one to four registers can be shifted out in order. If the two bits represent binary 01, then only 1 to 3 (the most significant) registers can be shifted out in order. If the two bits represent binary 10, then one to two of the most significant registers can be shifted out in order. Finally, if the two bits represent 11 only the most significant register can be shifted out. All registers are shifted out with the least significant bit (bit 0) first and the most significant bit (bit 63) last. Note that if the two column address bits equal 00 during the last register transfer cycle ($\overline{\text{TR}}/\overline{\text{QE}}$ at logic level "0" as $\overline{\text{RAS}}$ falls) a total of 256 bits can be sequentially read out.

functional block diagram



Military Products

random-access operation

$\overline{TR}/\overline{OE}$

The $\overline{TR}/\overline{OE}$ pin has two functions. First, it selects either register transfer or random-access operation as \overline{RAS} falls, and second, if this is a random-access operation, it functions as an output enable after \overline{CAS} falls.

To use the SMJ4161 in the random-access mode, $\overline{TR}/\overline{OE}$ must be high as \overline{RAS} falls. Holding $\overline{TR}/\overline{OE}$ high as \overline{RAS} falls keeps the 256 elements of the shift registers disconnected from the corresponding 256 bit lines of the memory array. If data is to be transferred, the shift registers must be connected to the bit lines. Holding $\overline{TR}/\overline{OE}$ low as \overline{RAS} falls enables the 256 switches that connect the shift registers to the bit lines and indicates that a transfer will occur between the shift registers and one of the memory rows.

During random-access operation, once \overline{CAS} has been pulled low, $\overline{TR}/\overline{OE}$ controls when the data will appear at the Q output (if this is a read cycle). Whenever $\overline{TR}/\overline{OE}$ is held high during random-access operation, the Q output will be in the high-impedance state. This feature removes the possibility of an overlap between data on the address lines and data appearing on the Q output making it possible to connect the address lines to the Q and D lines (Use of this organization prohibits the use of the early write cycle.).

SMJ4161

65,536-BIT MULTIPORT VIDEO RAM

address (A0 through A7)

Sixteen address bits are required to decode 1 of 65,536 storage cell locations. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe ($\overline{\text{RAS}}$). Then the eight column-address bits are set up on pins A0 through A7 and latched onto the chip by the column-address strobe ($\overline{\text{CAS}}$). All addresses must be stable on or before the falling edges of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$. $\overline{\text{RAS}}$ is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. $\overline{\text{CAS}}$ is used as a chip select activating the column decoder and the input and output buffers.

write enable ($\overline{\text{W}}$)

The read or write mode is selected through the write enable ($\overline{\text{W}}$) input. A logic high on the $\overline{\text{W}}$ input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When $\overline{\text{W}}$ goes low prior to $\overline{\text{CAS}}$, data out will remain in the high-impedance state for the entire cycle permitting common I/O operation.

data in (D)

Data is written during a write or read-modify-write cycle. The falling edge of $\overline{\text{CAS}}$ or $\overline{\text{W}}$ strobes data into the on-chip data latch. This latch can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle, $\overline{\text{W}}$ is brought low prior to $\overline{\text{CAS}}$ and the data is strobed in by $\overline{\text{CAS}}$ with setup and hold times referenced to this signal. In a delayed write or read-modify-write cycle, $\overline{\text{CAS}}$ will already be low, thus the data will be strobed in by $\overline{\text{W}}$ with setup and hold times referenced to this signal.

data out (Q)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 54 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state as long as $\overline{\text{CAS}}$ or $\overline{\text{TR/QE}}$ is held high. Data will not appear on the output until after both $\overline{\text{CAS}}$ and $\overline{\text{TR/QE}}$ have been brought low. In a read cycle, the guaranteed maximum output enable access time is valid only if t_{CQE} is greater than $t_{\text{CQE MAX}}$, and t_{RLCL} is greater than $t_{\text{RLCL MAX}}$. Likewise, $t_{\text{a(C) MAX}}$ is valid only if t_{RLCL} is greater than $t_{\text{RLCL MAX}}$. Once the output is valid, it will remain valid while $\overline{\text{CAS}}$ and $\overline{\text{TR/QE}}$ are both low; $\overline{\text{CAS}}$ or $\overline{\text{TR/QE}}$ going high will return the output to a high-impedance state. In an early write cycle, the output is always in a high-impedance state. In a delayed write or read-modify-write cycle, the output will follow the sequence for the read cycle. In a register transfer cycle, the output will always be in a high-impedance state.

refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffer is in high-impedance state unless $\overline{\text{CAS}}$ is applied, the $\overline{\text{RAS}}$ -only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with $\overline{\text{RAS}}$ causes all bits in each row to be refreshed. $\overline{\text{CAS}}$ can remain high (inactive) for this refresh sequence to conserve power.

page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the chip. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. To extend beyond the 256 column locations on a single RAM, the row address and $\overline{\text{RAS}}$ are applied to multiple 64K RAMs. $\overline{\text{CAS}}$ is then decoded to select the proper RAM.

power up

After power up, the power supply must remain at its steady-state value for 1 ms. In addition, $\overline{\text{RAS}}$ must remain high for 100 μs immediately prior to initialization. Initialization consists of performing eight $\overline{\text{RAS}}$ cycles before proper device operation is achieved.

sequential access operation

$\overline{TR}/\overline{QE}$

Memory transfer operations involving parallel use of the shift register are first indicated by bringing $\overline{TR}/\overline{QE}$ low before \overline{RAS} falls low. This enables the switches connecting the 256 elements of the shift register to the 256 bit lines of the memory array. The \overline{W} line determines whether the data will be transferred from or to the shift registers.

write enable (\overline{W})

In the sequential access mode, \overline{W} determines whether a transfer will occur from the shift registers to the memory array, or from the memory array to the shift registers. To transfer from the shift registers to the memory array, \overline{W} is held low as \overline{RAS} falls, and, to transfer from the memory array to the shift registers, \overline{W} is held high as \overline{RAS} falls. Thus, reads and writes are always with respect to the memory array. The write setup and hold times are referenced to the falling edge of \overline{RAS} for this mode of operation.

row address (A0 through A7)

Eight address bits are required to select one of the 256 possible rows involved in the transfer of data to or from the shift registers. A0-A7, \overline{W} , and $\overline{TR}/\overline{QE}$ are latched on the falling edge of \overline{RAS} .

register column address (A7, A6)

To select one of the four shift registers (transfer from memory to register only), the appropriate 2-bit column address (A7, A6) must be valid when \overline{CAS} falls. However, the \overline{CAS} and register address signals need not be supplied every cycle, only when it is desired to change or select a new register.

SCLK

Data is shifted in and out on the rising edge of SCLK. This makes it possible to view the shift registers as though it were made of 256 rising edge D flip-flops connected D to Q. The SMJ4161 is designed to work with a wide range duty cycle clock to simplify system design. Note that data will appear at the SOUT pin not only on the rising edge of SCLK but also after an access time of $t_a(\text{RSO})$ from \overline{RAS} high during a parallel load of the shift registers.

SIN and SOUT

Data is shifted in through the SIN pin and is shifted out through the SOUT pin. The SMJ4161 is designed such that it requires 3 ns hold time on SIN as SCLK rises. SOUT is guaranteed not to change for at least 6 ns after SCLK rises. These features make it possible to easily connect SMJ4161s together, to allow SOUT to be connected to SIN, and to give external circuitry a full SCLK cycle time to allow manipulation of the serial data. If SOUT is connected to SIN, the SCLK cycle time must include $t_{SU}(\text{SI})$. When loading data into the shift register from the serial input in preparation for a shift-register-to-memory transfer operation, the serial clock must be clocked an even number of times. To guarantee proper serial clock sequence after power up, a transfer cycle must be initiated before a serial data stream is applied at SIN.

\overline{SOE}

The serial output enable pin controls the impedance of the serial output, allowing multiplexing of more than one bank of SMJ4161 memories into the same external video circuitry. When \overline{SOE} is at a logic low level, SOUT will be enabled and the proper data read out. When \overline{SOE} is at a logic high level, SOUT will be disabled and be in the high-impedance state.

refresh

The shift registers are also dynamic storage elements. The data held in the registers will be lost unless SCLK goes high to shift the data one bit position, a transfer write operation is invoked, or the data is reloaded from the memory array. See specifications for maximum register data retention times.

SMJ4161
65,536-BIT MULTIPOINT VIDEO RAM

absolute maximum ratings over operating temperature range (unless otherwise noted)†

Voltage on any pin except V _{DD} and data out (see Note 1)	-1.5 V to 10 V
Voltage on V _{DD} supply and data out with respect to V _{SS}	-1 V to 6 V
Short circuit output current	50 mA
Power dissipation	1 W
Minimum operating free-air temperature	-55 °C
Operating case temperature	100 °C
Storage temperature range	-65 °C to 150 °C

†Stress beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to V_{SS}.

recommended operating conditions

		MIN	NOM	MAX	UNIT
V _{DD}	Supply voltage	4.75	5	5.25	V
V _{SS}	Supply voltage		0		V
V _{IH}	High-level input voltage	2.4		V _{DD} +0.3	V
V _{IL}	Low-level input voltage (see Notes 2 and 3)	-0.6		0.8	V
T _A	Operating free-air temperature	-55			°C
T _C	Operating case temperature			100	°C

NOTES: 2. The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

3. Due to input protection circuitry, the applied voltage may begin to clamp at -0.6 V; test conditions must comprehend this occurrence.

4. See application report entitled "TMS4164A and TMS4416 Input Protection Diode" on page 9-5.

Military Products

electrical characteristics over full range of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SMJ4161-15			SMJ4161-20			UNIT	
		MIN	TYP†	MAX	MIN	TYP†	MAX		
V _{OH}	High-level output voltage (Q, SOUT)	I _{OH} = -5 mA			2.4			V	
V _{OL}	Low-level output voltage (Q, SOUT)	I _{OL} = 4.2 mA			0.4			V	
I _I	Input current (leakage)	V _I = 0 V to 5.8 V, V _{DD} = 5 V, All other pins = 0 V			±10			μA	
I _{O‡}	Output current (leakage) (Q, SOUT)	V _O = 0.4 V to 5.5 V, V _{DD} = 5 V			±10			μA	
I _{DD1}	Average operating current during read or write cycle	t _{c(rd)} = minimum cycle time, TR/OE low after RAS falls, [§] SCLK and SIN low, SOE high, No load on Q and SOUT			50	75	45	75	mA
I _{DD2} [¶]	Standby current	After 1 - RAS cycle, RAS and CAS high, SCLK and SIN low, SOE high, No load on Q and SOUT			16	25	16	25	mA
I _{DD3}	Average refresh current	t _{c(rd)} = minimum cycle time, CAS high, RAS cycling, SCLK and SIN low, SOE high, TR/OE high, No load on Q and SOUT			42	60	37	60	mA
I _{DD4}	Average page-mode current	t _{c(P)} = minimum cycle time, RAS low, CAS cycling, TR/OE low after RAS falls, SCLK and SIN low, SOE high, No load on Q and SOUT			45	75	40	75	mA
I _{DD5}	Average shift register current (includes I _{DD2})	RAS and CAS high, No load on Q and SOUT, t _{c(SCLK)} = t _{c(SCLK)} min			30	45	30	45	mA
I _{DD6}	Worst case average DRAM and shift register current	t _{c(rd)} = minimum cycle time, t _{c(SCLK)} = minimum cycle time, TR/OE low after RAS falls, No load on Q and SOUT			85	100	85	100	mA

†All typical values are at T_A = 25°C and nominal supply voltages.

‡SOUT output current (leakage) is guaranteed but not tested.

§See appropriate timing diagram.

¶V_{IL} > -0.6 V.

SMJ4161
65,536-BIT MULTI-PORT VIDEO RAM

capacitance over recommended supply voltage and operating temperature range, $f = 1 \text{ MHz}$

PARAMETER		TYP [†]	MAX	UNIT
$C_i(A)$	Input capacitance, address inputs	4		pF
$C_i(D)$	Input capacitance, data input	4		
$C_i(RC)$	Input capacitance, strobe inputs	8		
$C_i(W)$	Input capacitance, write enable input	8		
$C_i(CK)$	Input capacitance, serial clock	8		
$C_i(SI)$	Input capacitance, serial in	4		
$C_i(SOE)$	Input capacitance, serial output enable	4		
$C_i(TR)$	Input capacitance, register transfer input	4		
$C_o(Q)$	Output capacitance, random-access data	5		
$C_o(SOUT)$	Output capacitance, serial out	5		

[†]All typical values are at $T_A = 25^\circ\text{C}$ and nominal supply voltages.

switching characteristics over recommended supply voltage range and operating temperature range (see Figure 1)

PARAMETER	TEST CONDITIONS [†]	ALT. SYMBOL	SMJ4161-15		SMJ4161-20		UNIT
			MIN	MAX	MIN	MAX	
$t_a(C)$	Access time from \overline{CAS}	t_{CAC}		100		135	ns
$t_a(QE)$	Access time of Q from $\overline{TR}/\overline{OE}$ low			40		50	
$t_a(R)$	Access time from \overline{RAS}	t_{RAC}		150		200	
$t_a(RSO)$	SOUT access time from \overline{RAS} high			65		85	
$t_a(SOE)$	Access time from \overline{SOE} low to SOUT			45		50	
$t_a(SO)$	Access time from SCLK			45		55	
$t_{dis}(CH)$	Q output disable time from \overline{CAS} high	t_{OFF}		40		40	
$t_{dis}(QE)$	Q output disable time from $\overline{TR}/\overline{OE}$ high			30		40	
$t_{dis}(SOE)$	Serial output disable time from \overline{SOE} high			20		25	

[†]Figure 1 shows the load circuit; C_L values shown are typical for test system used.

timing requirements over recommended supply voltage range and operating temperature range

	ALT. SYMBOL	SMJ4161-15		SMJ4161-20		UNIT
		MIN	MAX	MIN	MAX	
$t_{c(P)}$ Page-mode cycle time	t_{PC}	160		225		ns
$t_{c(rd)}$ Read cycle time [†]	t_{RC}	240		315		ns
$t_{c(W)}$ Write cycle time	t_{WC}	240		315		ns
$t_{c(TW)}$ Transfer write cycle time [‡]		240		315		ns
$t_{c(Trd)}$ Transfer read cycle time		240		315		ns
$t_{c(rdW)}$ Read-write/read-modify-write cycle time	t_{RWC}	265		330		ns
$t_{c(SCLK)}$ Serial clock cycle time (see Note 5)	t_{SCC}	45	50,000	55	50,000	ns
$t_{w(CH)}$ Pulse duration, \overline{CAS} high (precharge time) [§]	t_{CP}	50		80		ns
$t_{w(CL)}$ Pulse duration, \overline{CAS} low [¶]	t_{CAS}	100	10,000	135	10,000	ns
$t_{w(RH)}$ Pulse duration, \overline{RAS} high (precharge time)	t_{RP}	80		105		ns
$t_{w(RL)}$ Pulse duration, \overline{RAS} low [#]	t_{RAS}	150	10,000	200	10,000	ns
$t_{w(W)}$ Write pulse duration	t_{WP}	45		45		ns
$t_{w(CKL)}$ Pulse duration, SCLK low [¶]		20		20		ns
$t_{w(CKH)}$ Pulse duration, SCLK high [¶]		20		20		ns
$t_{w(OE)}$ $\overline{TR}/\overline{OE}$ pulse duration low time (read cycle)		50		50		ns
$t_{su(CA)}$ Column address setup time	t_{ASC}	0		0		ns
$t_{su(RA)}$ Row address setup time	t_{ASR}	0		0		ns
$t_{su(RW)}$ \overline{W} setup time before \overline{RAS} low with $\overline{TR}/\overline{OE}$ low		0		0		ns
$t_{su(D)}$ Data setup time	t_{DS}	0		0		ns
$t_{su(rd)}$ Read command setup time	t_{RCS}	5		5		ns
$t_{su(WCL)}$ Early write command setup time before \overline{CAS} low	t_{WCS}	-5		-5		ns
$t_{su(WCH)}$ Write command setup time before \overline{CAS} high	t_{CWL}	40		60		ns
$t_{su(WRH)}$ Write command setup time before \overline{RAS} high	t_{RWL}	40		60		ns
$t_{su(TR)}$ $\overline{TR}/\overline{OE}$ setup time before \overline{RAS} low		5		5		ns
$t_{su(SI)}$ Serial data setup time before SCLK high		6		6		ns
$t_h(SI)$ Serial data in hold time after SCLK high		3		3		ns
$t_h(CLCA)$ Column address hold time after \overline{CAS} low	t_{CAH}	45		55		ns
$t_h(RA)$ Row address hold time	t_{RAH}	20		25		ns
$t_h(RW)$ \overline{W} hold time after \overline{RAS} low with $\overline{TR}/\overline{OE}$ low		30		30		ns
$t_h(RLCA)$ Column address hold time after \overline{RAS} low	t_{AR}	95		120		ns

Continued next page.

NOTES: 5. $t_{c(SCLK)}$ min is tested by connecting SIN to SOUT and test conditions include $t_{su(SI)}$, see paragraph entitled SIN and SOUT on page 5.

6. Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, V_{IL} max and V_{IH} min must be met at the 10% and 90% points.

7. System transition times (rise and fall) for \overline{RAS} , \overline{CAS} , and SCLK are to be a minimum of 3 ns and a maximum of 50 ns.

[†]All cycle times assume $t_t = 5$ ns except $t_{c(SCLK)}$ which assumes $t_t = 3$ ns.

[‡]Multiple transfer write cycles require separation by either a 1- μ s \overline{RAS} -precharge interval or any other active \overline{RAS} -cycle.

[§]Page-mode only.

[¶]In a read-modify-write cycle, t_{CLWL} and $t_{su(WCH)}$ must be observed. Depending on the user's transition times, this may require additional \overline{CAS} low time ($t_{w(CL)}$). This applies to page-mode read-modify-write also.

[#]In a read-modify-write cycle, t_{RLWL} and $t_{su(WRH)}$ must be observed. Depending on the user's transition times, this may require additional \overline{RAS} low time ($t_{w(RL)}$).

[¶]This parameter is guaranteed but not tested.

SMJ4161
65,536-BIT MULTIPORT VIDEO RAM

timing requirements over recommended supply voltage range and operating case temperature range (concluded)

	ALT. SYMBOL	SMJ4161-15		SMJ4161-20		UNIT
		MIN	MAX	MIN	MAX	
$t_h(\text{CLD})$ Data hold time after $\overline{\text{CAS}}$ low	t_{DH}	60		80		ns
$t_h(\text{RLD})$ Data hold time after $\overline{\text{RAS}}$ low	t_{DHR}	110		145		ns
$t_h(\text{WLD})$ Data hold time after $\overline{\text{W}}$ low	t_{DH}	45		55		ns
$t_h(\text{CHrd})$ Read command hold time after $\overline{\text{CAS}}$ high	t_{RCH}	0		0		ns
$t_h(\text{RHrd})$ Read command hold time after $\overline{\text{RAS}}$ high	t_{RRH}	5		5		ns
$t_h(\text{CLW})$ Write command hold time after $\overline{\text{CAS}}$ low	t_{WCH}	60		80		ns
$t_h(\text{RLW})$ Write command hold time after $\overline{\text{RAS}}$ low	t_{WCR}	110		145		ns
$t_h(\text{RSO})$ Serial data out hold time after $\overline{\text{RAS}}$ low with $\overline{\text{TR/OE}}$ low [†]		30		30		ns
$t_h(\text{SO})$ Serial data out hold time after SCLK high		6		6		ns
$t_h(\text{TR})$ $\overline{\text{TR/OE}}$ hold time after $\overline{\text{RAS}}$ low (transfer)		40		40		ns
t_{RLCH} Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ high	t_{CSH}	150		200		ns
t_{CHRL} Delay time, $\overline{\text{CAS}}$ high to $\overline{\text{RAS}}$ low	t_{CRP}	0		0		ns
t_{CLOEH} Delay time $\overline{\text{CAS}}$ low to $\overline{\text{QE}}$ high		100		135		ns
t_{CLRH} Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{RAS}}$ high	t_{RSH}	100		135		ns
t_{CLWL} Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{W}}$ low (read-modify-write cycle only)	t_{CWD}	65		75		ns
t_{CQE} Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{QE}}$ low (maximum value specified only to guarantee $t_a(\text{QE})$ access time)			60		85	ns
t_{RHSC} Delay time, $\overline{\text{RAS}}$ high to SCLK high		80		80		ns
t_{RLCL} Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ low (maximum value specified only to guarantee access time)	t_{RCD}	25	50	30	65	ns
t_{RLWL} Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{W}}$ low (read-modify-write cycle only)	t_{RWD}	135		150		ns
t_{CKRL} Delay time, SCLK high before $\overline{\text{RAS}}$ low with $\overline{\text{TR/OE}}$ low [☆]		10		10		ns
$t_{rf}(\text{MA})$ Refresh time interval, memory array	t_{REF1}		4		4	ms
$t_{rf}(\text{SR})$ Refresh time interval, shift register [□]	t_{REF2}		50,000		50,000	ns

NOTE 6: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, V_{IL} max and V_{IH} min must be met at the 10% and 90% points.

[†]This parameter is guaranteed but not tested.

[☆]SCLK may be high or low during $t_w(\text{RL})$, but there cannot be any positive edge transitions on SCLK for a minimum of 10 ns prior to $\overline{\text{RAS}}$ going low with $\overline{\text{TR/OE}}$ low (i.e., before a transfer cycle).

[□]See "refresh" on page 8-7.

PARAMETER MEASUREMENT INFORMATION





FIGURE 1. EQUIVALENT LOAD CIRCUIT

SMJ4161
65,536-BIT MULTIPOINT VIDEO RAM


read cycle timing




Military Products


8

early write cycle timing




read-write/read-modify-write cycle timing






NOTES: 8. Timing is for non-multiplexed D, Q, and Address lines.
9. A write cycle or a read-modify-write cycle can be intermixed with read cycles as long as the write and read-modify-write timing specifications are not violated.

page-mode write cycle timing




NOTES: 8. Timing is for non-multiplexed D, Q, and Address lines.
10. A read cycle or a read-modify-write cycle can be intermixed with write cycles as long as the read and read-modify-write timing specifications are not violated.



NOTES: 8. Timing is for non-multiplexed D, Q, and Address lines.


11. A read cycle or a write cycle can be intermixed with read-modify-write cycles as long as the read and write timing specifications are not violated.

RAS-only refresh timing



SMJ4161
65,536-BIT MULTIPOINT VIDEO RAM

shift register to memory timing




- NOTES:12. The shift register to memory cycle is used to transfer data from the shift register to the memory array. Every one of the 256 locations in the shift register is written into the 256 columns of the selected row. Note that the data that was in the shift register may have resulted, either from a serial shift in or from a parallel load of the shift register from one of the memory array rows.
13. SOE assumed low.
14. SCLK may be high or low during $t_w(RL)$.
15. Multiple transfer write cycles require either a 1- μ s \overline{RAS} -precharge interval or any other active \overline{RAS} cycle before initiation of the transfer write cycles and separation between any two consecutive transfer write cycles.

Military Products




memory to shift register timing



- NOTES:
13. $\overline{\text{SOE}}$ assumed low.
 14. SCLK may be high or low during $t_w(\text{RL})$.
 15. Multiple transfer write cycles require either a 500-ns $\overline{\text{RAS}}$ -precharge interval or any other active $\overline{\text{RAS}}$ cycle before initiation of the transfer write cycles and separation between any two consecutive transfer write cycles.
 16. The memory to shift register cycle is used to load the shift register in parallel from the memory array. Every one of the 256 locations in the shift register are written into from the 256 columns of the selected row. Note that the data that is loaded into the shift register may be either shifted out or written back into another row.

SMJ4161
65,536-BIT MULTIPOINT VIDEO RAM

serial data shift timing




NOTES: 5. $t_c(SCLK)$ min is tested by connecting SIN to SOUT and test conditions include $t_{su}(SI)$, see paragraph entitled SIN and SOUT on page 5.

- 17. While shifting data through the serial shift register, the state of $\overline{TR}/\overline{OE}$ is a don't care as long as $\overline{TR}/\overline{OE}$ is held high when RAS goes low and $t_{su}(TR)$ and $t_h(TR)$ timings are observed. This requirement avoids the initiation of a register-to-memory or memory-to-register data transfer operation. The serial data transfer cycle is used to shift data in and/or out of the shift register.
- 18. When loading data into the shift register from the serial input in preparation for a shift-register-to-memory transfer operation, the serial clock must be clocked an even number of times.

Military Products

8

shift register to memory multiple timing




t_{CAS} and register address need not be supplied every cycle, only when it is desired to change or select a new register length.





NOTES: 13. \overline{SOE} assumed low.

19. The shift register to memory multiple cycle is used to write the shift register data to more than one row of the memory array. An application of this could be clearing all memory. To do this, the SIN line would be held at 0 to fill all locations in the shift register with 0's. The shift register would then be written into all 256 rows of the memory array in 256 cycles. The random output port Q will be in a high-impedance state as long as register transfer cycles are selected.
20. SCLK is a don't care except that no positive transitions on SCLK can occur for a period equal to t_{CKRL} prior to \overline{RAS} falling with $\overline{TR}/\overline{QE}$ low.

memory to shift register to memory multiple timing



- \dagger CAS and register address need not be supplied every cycle, only when it is desired to change from one register to another.
- NOTES: 13. SOE assumed low.
 20. SCLK is a don't care except that no positive transitions on SCLK can occur for a period equal to t_{CKRL} prior to RAS falling with TR/QE low.
 21. The memory to shift register to memory multiple cycle is used to reorder the rows within the memory array itself. First, the data in a row is stored in the shift register and then it is written into other selected rows. The random output port Q will be in a high-impedance state as long as register transfer cycles are selected.




SMJ4164 65,536-BIT DYNAMIC RANDOM-ACCESS MEMORY

NOVEMBER 1985


- 65,536 X 1 Organization
- DESC Approved
 - SMJ4164-15JDS DESC No. 8201006EX
 - SMJ4164-20JDS DESC No. 8201007EX
- Single 5-V Supply ($\pm 10\%$ Tolerance)
- JEDEC Standardized Pinout in Ceramic Dual-in-Line Package (JD Suffix)
- Upward Pin Compatible with '4116 (16K Dynamic RAM)
- Available Temperature Ranges with MIL-STD-883C High-Reliability Processing:
 - S . . . -55°C to 110°C
 - E . . . -40°C to 85°C
 - L . . . 0°C to 70°C
- Long Refresh Period . . . 4 ms
- Low Refresh Overhead Time . . . As Low As 1.8% of Total Refresh Period
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Unlatched Output
- Common I/O Capability with Early Write Feature
- Page-Mode Operation for Faster Access
- Low Power Dissipation
 - Operating . . . 125 mW (Typ)
 - Standby . . . 17.5 mW (Typ)
- Performance Ranges:

	ACCESS TIME ROW ADDRESS (MAX)	ACCESS TIME COLUMN ADDRESS (MAX)	READ OR WRITE CYCLE (MIN)	READ-MODIFY WRITE CYCLE (MIN)
'4164-12	120 ns	70 ns	230 ns	260 ns
'4164-15	150 ns	85 ns	260 ns	285 ns
'4164-20	200 ns	135 ns	326 ns	345 ns
- New SMOS (Scaled-MOS) N-Channel Technology

JD PACKAGE
(TOP VIEW)



FG PACKAGE
(TOP VIEW)



PIN NOMENCLATURE

A0-A7	Address Inputs
CAS	Column-Address Strobe
D	Data In
NC	No Connection
Q	Data Out
RAS	Row-Address Strobe
VDD	5-V Supply
VSS	Ground
W	Write Enable

description

The SMJ4164 is a Military high-speed, 65,536-bit, dynamic random-access memory, organized as 65,536 words of one bit each. It employs state-of-the-art SMOS (scaled MOS) N-channel double-level polysilicon gate technology for very high performance combined with low cost and improved reliability.

The SMJ4164 features $\overline{\text{RAS}}$ access times of 120 ns, 150 ns, and 200 ns maximum. Power dissipation is 125 mW typical operating and 17.5 mW typical standby.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS
INSTRUMENTS

POST OFFICE BOX 225012 • DALLAS, TEXAS 75285

Copyright © 1985, Texas Instruments Incorporated

8-29

SMJ4164

65,536-BIT DYNAMIC RANDOM-ACCESS MEMORY

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with $\overline{\text{RAS}}$ in order to retain data. $\overline{\text{CAS}}$ can remain high during the refresh sequence to conserve power.

All inputs and outputs, including clocks, are compatible with Series 54/74 TTL. All address lines and data in are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility. Pin 1 has no internal connection to allow compatibility with other 64K RAMs that use this pin for an additional function.

The SMJ4164 is offered in a 16-pin dual-in-line ceramic sidebraze package (JD suffix) and in a leadless ceramic chip carrier package (FG suffix). The JD package is designed for insertion in mounting-hole rows on 7,62-mm (300-mil) centers whereas the FG package is intended for surface mounting on solder lands on 1,27-mm (0.050-inch) centers. The FG package is a three-layer, 18-pad, rectangular ceramic chip carrier with dimensions of 7,37 × 10,8 × 1,65 mm (0.290 × 0.425 × 0.065 inches).

operation

address (A0 through A7)

Sixteen address bits are required to decode 1 of 65,536 storage cell locations. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe ($\overline{\text{RAS}}$). Then the eight column-address bits are set up on pins A0 through A7 and latched onto the chip by the column-address strobe ($\overline{\text{CAS}}$). All addresses must be stable on or before the falling edges of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$. $\overline{\text{RAS}}$ is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. $\overline{\text{CAS}}$ is used as a chip select activating the column decoder and the input and output buffers.

write enable ($\overline{\text{W}}$)

The read or write mode is selected through the write-enable ($\overline{\text{W}}$) input. A logic high on the $\overline{\text{W}}$ input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When $\overline{\text{W}}$ goes low prior to $\overline{\text{CAS}}$, data-out will remain in the high-impedance state for the entire cycle permitting common I/O operation.

data in (D)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of $\overline{\text{CAS}}$ or $\overline{\text{W}}$ strobes data into the on-chip data latch. This latch can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle, $\overline{\text{W}}$ is brought low prior to $\overline{\text{CAS}}$ and the data is strobed in by $\overline{\text{CAS}}$ with setup and hold times referenced to this signal. In a delayed write or read-modify-write cycle, $\overline{\text{CAS}}$ will already be low, thus the data will be strobed in by $\overline{\text{W}}$ with setup and hold times referenced to this signal.

data out (Q)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 54/74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until $\overline{\text{CAS}}$ is brought low. In a read cycle the output goes active after the access time interval $t_{a(C)}$ that begins with the negative transition of $\overline{\text{CAS}}$ as long as $t_{a(R)}$ is satisfied. The output becomes valid after the access time has elapsed and remains valid while $\overline{\text{CAS}}$ is low; $\overline{\text{CAS}}$ going high returns it to a high-impedance state. In an early write cycle, the output is always in the high-impedance state. In a delayed-write or read-modify-write cycle, the output will follow the sequence for the read cycle.

refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffer is in the high-impedance state unless $\overline{\text{CAS}}$ is applied, the $\overline{\text{RAS}}$ -only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with $\overline{\text{RAS}}$ causes all bits in each row to be refreshed. $\overline{\text{CAS}}$ can remain high (inactive) for this refresh sequence to conserve power.


page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the chip. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. To extend beyond the 256 column locations on a single RAM, the row address and $\overline{\text{RAS}}$ are applied to multiple 64K RAMs. CAS is then decoded to select the proper RAM.

power up

After power up, the power supply must remain at its steady-state value for 1 ms. In addition, $\overline{\text{RAS}}$ must remain high for 100 μs immediately prior to initialization. Initialization consists of performing eight $\overline{\text{RAS}}$ cycles before proper device operation is achieved.


logic symbol†



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the dual-in-line package.

SMJ4164
65,536-BIT DYNAMIC RANDOM-ACCESS MEMORY

functional block diagram



absolute maximum ratings over operating temperature range (unless otherwise noted)[†]

Voltage on any pin except V _{DD} and data out (see Note 1)	-1.5 V to 10 V
Voltage on V _{DD} supply and data out with respect to V _{SS}	-1 V to 6 V
Short circuit output current	50 mA
Power dissipation	1 W
Minimum operating free-air temperature: S version	-55°C
E version	-40°C
L version	0°C
Operating case temperature: S version	110°C
E version	85°C
L version	70°C
Storage temperature range	-65°C to 150°C

[†]Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values in this data sheet are with respect to V_{SS}.
 2. Additional information concerning the handling of ESD sensitive devices is available in a document entitled "Guidelines for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies" in Section 12.

Military Products



SMJ4164

65,536-BIT DYNAMIC RANDOM-ACCESS MEMORY

recommended operating conditions

		S VERSION			E VERSION			L VERSION			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	
V _{DD}	Supply Voltage	4.5	5	5.5	4.5	5	5.5	4.5	5	5.5	V
V _{SS}	Supply voltage	0			0			0			V
V _{IH}	High-level input voltage	2.4	V _{CC} +0.3		2.4	V _{CC} +0.3		2.4	V _{CC} +0.3		V
V _{IL}	Low-level input voltage (Notes 3 and 4)	-0.6	0.8		-0.6	0.8		-0.6	0.8		V
T _A	Operating free-air temperature	-55			-40			0			°C
T _C	Operating case temperature	110			85			70			°C

NOTES: 3. The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

4. Due to input protection circuitry, the applied voltage may begin to clamp at -0.6 V. Test conditions should comprehend this occurrence. See Application Report entitled "TMS4164A and TMS4416 Input Diode Protection" on page 9-5.

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SMJ4164-12			SMJ4164-15			UNIT	
		MIN	TYP [†]	MAX	MIN	TYP [†]	MAX		
V _{OH}	High-level output voltage	I _{OH} = -5 mA			2.4			V	
V _{OL}	Low-level output voltage	I _{OL} = 4.2 mA			0.4			V	
I _I	Input current (leakage)	V _I = 0 V to 5.8 V, V _{DD} = 5.5 V, All other pins = 0 V			±10			μA	
I _O	Output current (leakage)	V _O = 0.4 V to 5.5 V, V _{DD} = 5 V, CAS high			±10			μA	
I _{DD1} [‡]	Average operating current during read or write cycle	t _c = minimum cycle, All outputs open			40	48	35	45	mA
I _{DD2} [§]	Standby current	After 1 memory cycle, RAS and CAS high, All outputs open			3.5	5	3.5	5	mA
I _{DD3} [‡]	Average refresh current	t _c = minimum cycle, CAS high and RAS cycling, All outputs open			28	40	25	37	mA
I _{DD4}	Average page-mode current	t _{c(P)} = minimum cycle, RAS low and CAS cycling, All outputs open			28	40	25	37	mA

[†]All typical values are at T_C = 25°C and nominal supply voltages.

[‡]Additional information on page 8-46.

[§]V_{IL} > -0.6 V. See Application Report entitled "TMS4164A and TMS4416 Input Diode Protection" on page 9-5.

Military Products

8

SMJ4164
65,536-BIT DYNAMIC RANDOM-ACCESS MEMORY

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SMJ4164-20			UNIT
		MIN	TYP†	MAX	
V _{OH}	High-level output voltage	I _{OH} = -5 mA			V
V _{OL}	Low-level output voltage	I _{OL} = 4.2 mA			V
I _I	Input current (leakage)	V _I = 0 V to 5.8 V, V _{DD} = 5.5 V, All other pins = 0 V			μA
I _O	Output current (leakage)	V _O = 0.4 V to 5.5 V, V _{DD} = 5 V, CAS high			μA
I _{DD1} ‡	Average operating current during read or write cycle	t _c = minimum cycle All outputs open			mA
I _{DD2} §	Standby current	After 1 memory cycle, RAS and CAS high, All outputs open			mA
I _{DD3} ‡	Average refresh current	t _c = minimum cycle, CAS high and RAS cycling, All outputs open			mA
I _{DD4}	Average page-mode current	t _c (P) = minimum cycle, RAS low and CAS cycling, All outputs open			mA

†All typical values are at T_C = 25°C and nominal supply voltages.

‡Additional information on page 8-46.

§V_{IL} > -0.6 V. See Application Report entitled "TMS4164A and TMS4416 Input Diode Protection" on page 9-5.

capacitance over recommended supply voltage range and recommended temperature range, f = 1 MHz†

PARAMETER	SMJ4164		UNIT	
	TYP‡	MAX		
C _{i(A)}	Input capacitance, address inputs	4	7	pF
C _{i(D)}	Input capacitance, data input	4	7	pF
C _{i(RC)}	Input capacitance, strobe inputs	8	10	pF
C _{i(W)}	Input capacitance, write enable input	8	10	pF
C _O	Output capacitance	5	8	pF

†These parameters are guaranteed but not tested.

‡All typical values are at T_C = 25°C and nominal supply voltages.

SMJ4164
65,536-BIT DYNAMIC RANDOM-ACCESS MEMORY

switching characteristics over recommended supply voltage range and recommended operating temperature range

PARAMETER		TEST CONDITIONS	ALT. SYMBOL	SMJ4164-12		SMJ4164-15		UNIT
				MIN	MAX	MIN	MAX	
$t_{a(C)}$	Access time from \overline{CAS}	$C_L = 80$ pF, see Figure 1	t_{CAC}	70		85		ns
$t_{a(R)}$	Access time from \overline{RAS}	$C_L = 80$ pF, $t_{RLCL} = MAX$, see Figure 1	t_{RAC}	120		150		ns
$t_{dis(CH)}$	Output disable time after \overline{CAS}	$C_L = 80$ pF, see Figure 1	t_{OFF}	0	40	0	40	ns

PARAMETER		TEST CONDITIONS	ALT. SYMBOL	SMJ4164-20		UNIT
				MIN	MAX	
$t_{a(C)}$	Access time from \overline{CAS}	$C_L = 80$ pF, see Figure 1	t_{CAC}		135	ns
$t_{a(R)}$	Access time from \overline{RAS}	$C_L = 80$ pF, $t_{RLCL} = MAX$, see Figure 1	t_{RAC}		200	ns
$t_{dis(CH)}$	Output disable time after \overline{CAS} high	$C_L = 80$ pF, see Figure 1	t_{OFF}	0	50	ns

SMJ4164 65,536-BIT DYNAMIC RANDOM-ACCESS MEMORY

timing requirements over recommended supply voltage range and recommended operating temperature range

	ALT. SYMBOL	SMJ4164-12		SMJ4164-15		UNIT
		MIN	MAX	MIN	MAX	
$t_{c(P)}$ Page-mode cycle time	t_{PC}	130		160		ns
$t_{c(rd)}$ Read cycle time [†]	t_{RC}	230		260		ns
$t_{c(W)}$ Write cycle time	t_{WC}	230		260		ns
$t_{c(rdW)}$ Read-write/read-modify-write cycle time	t_{RWC}	260		285		ns
$t_{w(CH)}$ Pulse duration, \overline{CAS} high (precharge time) [‡]	t_{CP}	50		50		ns
$t_{w(CL)}$ Pulse duration, \overline{CAS} low [§]	t_{CAS}	70	10,000	85	10,000	ns
$t_{w(RH)}$ Pulse duration, \overline{RAS} high (precharge time)	t_{RP}	80		100		ns
$t_{w(RL)}$ Pulse duration, \overline{RAS} low [¶]	t_{RAS}	120	10,000	150	10,000	ns
$t_{w(W)}$ Write pulse duration	t_{WP}	40		45		ns
t_t Transition times (rise and fall) for \overline{RAS} and \overline{CAS}	t_T	3	50	3	50	ns
$t_{su(CA)}$ Column-address setup time	t_{ASC}	-5		-5		ns
$t_{su(RA)}$ Row-address setup time	t_{ASR}	0		0		ns
$t_{su(D)}$ Data setup time	t_{DS}	0		0		ns
$t_{su(rd)}$ Read-command setup time	t_{RCS}	0		0		ns
$t_{su(WCH)}$ Write-command setup time before \overline{CAS} high	t_{CWL}	50		50		ns
$t_{su(WRH)}$ Write-command setup time before \overline{RAS} high	t_{RWL}	50		50		ns
$t_h(CLCA)$ Column-address hold time after \overline{CAS} low	t_{CAH}	40		45		ns
$t_h(RA)$ Row-address hold time	t_{RAH}	15		20		ns
$t_h(RLCA)$ Column-address hold time after \overline{RAS} low	t_{AR}	85		95		ns
$t_h(CLD)$ Data hold time after \overline{CAS} low	t_{DHC}	40		45		ns
$t_h(RLD)$ Data hold time after \overline{RAS} low	t_{DHR}	85		95		ns
$t_h(WLD)$ Data hold time after \overline{W} low	t_{DHW}	40		45		ns
$t_h(CHrd)$ Read-command hold time after \overline{CAS} high	t_{RCH}	0		0		ns
$t_h(RHrd)$ Read-command hold time after \overline{RAS} high	t_{RRH}	5		5		ns
$t_h(CLW)$ Write-command hold time after \overline{CAS} low	t_{WCH}	40		45		ns
$t_h(RLW)$ Write-command hold time after \overline{RAS} low	t_{WCR}	85		95		ns
t_{RLCH} Delay time, \overline{RAS} low to \overline{CAS} high	t_{CSH}	120		150		ns
t_{CHRL} Delay time, \overline{CAS} high to \overline{RAS} low	t_{CRP}	0		0		ns
t_{CLRH} Delay time, \overline{CAS} low to \overline{RAS} high	t_{RSH}	70		85		ns

Continued next page.

NOTE 5: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, V_{IL} max and V_{IH} min must be met at the 10% and 90% points.

[†]All cycle times assume $t_t = 5$ ns.

[‡]Page-mode only.

[§]In a read-modify-cycle, t_{CLWL} and $t_{su(WCH)}$ must be observed. Depending on the user's transition times, this may require additional \overline{CAS} low time ($t_{w(CL)}$). This applies to page-mode read-modify-write also.

[¶]In a read-modify-write cycle, t_{RLWL} and $t_{su(WRH)}$ must be observed. Depending on the user's transition times, this may require additional \overline{RAS} low time ($t_{w(RL)}$).

^{||}These parameters are guaranteed but not tested.

SMJ4164
65,536-BIT DYNAMIC RANDOM-ACCESS MEMORY

timing requirements over recommended supply voltage range and recommended operating temperature range (continued)

	ALT. SYMBOL	SMJ4164-12		SMJ4164-15		UNIT
		MIN	MAX	MIN	MAX	
t _{CLWL} Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{W}}$ low (read-modify-write cycle only)	t _{CWD}	40		60		ns
t _{RLCL} Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ low (maximum value specified only to guarantee access time)	t _{RCD}	15	45	20	50	ns
t _{RLWL} Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{W}}$ low (read-modify-write cycle only)	t _{RWD}	85		100		ns
t _{WLCL} Delay time, $\overline{\text{W}}$ low to $\overline{\text{CAS}}$ low (early write cycle)	t _{WCS}	-5		-5		ns
t _{rf} Refresh time interval	t _{REF}		4		4	ms

timing requirements over recommended supply voltage range and recommended operating temperature range (continued)

	ALT. SYMBOL	SMJ4164-20		UNIT
		MIN	MAX	
t _{c(P)} Page-mode cycle time	t _{PC}	225		ns
t _{c(rd)} Read cycle time [†]	t _{RC}	330		ns
t _{c(W)} Write cycle time	t _{WC}	330		ns
t _{c(rdW)} Read-write/read-modify-write cycle time	t _{RWC}	345		ns
t _{w(CH)} Pulse duration, $\overline{\text{CAS}}$ high (precharge time) [‡]	t _{CP}	80		ns
t _{w(CL)} Pulse duration, $\overline{\text{CAS}}$ low [§]	t _{CAS}	135	10,000	ns
t _{w(RH)} Pulse duration, $\overline{\text{RAS}}$ high (precharge time)	t _{RP}	120		ns
t _{w(RL)} Pulse duration, $\overline{\text{RAS}}$ low [¶]	t _{RAS}	200	10,000	ns
t _{w(W)} Write pulse duration	t _{WP}	55		ns
t _t Transition times (rise and fall) for $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$	t _T	3	50	ns
t _{su(CA)} Column-address setup time	t _{ASC}	-5		ns
t _{su(RA)} Row-address setup time	t _{ASR}	0		ns
t _{su(D)} Data setup time	t _{DS}	0		ns
t _{su(rd)} Read-command setup time	t _{RCS}	0		ns
t _{su(WCH)} Write-command setup time before $\overline{\text{CAS}}$ high	t _{CWL}	80		ns
t _{su(WRH)} Write-command setup time before $\overline{\text{RAS}}$ high	t _{RWL}	80		ns
t _{h(CLCA)} Column-address hold time after $\overline{\text{CAS}}$ low	t _{CAH}	55		ns
t _{h(RA)} Row-address hold time	t _{RAH}	25		ns
t _{h(RLCA)} Column-address hold time after $\overline{\text{RAS}}$ low	t _{AR}	140		ns
t _{h(CLD)} Data hold time after $\overline{\text{CAS}}$ low	t _{DHC}	80		ns

Continued next page.

NOTE 5: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, V_{IL} max and V_{IH} min must be met at the 10% and 90% points.

[†]All cycle times assume t_t = 5 ns.

[‡]Page-mode only.

[§]In a read-modify-cycle, t_{CLWL} and t_{su(WCH)} must be observed. Depending on the user's transition times, this may require additional $\overline{\text{CAS}}$ low time (t_{w(CL)}). This applies to page-mode read-modify-write also.

[¶]In a read-modify-write cycle, t_{RLWL} and t_{su(WRH)} must be observed. Depending on the user's transition times, this may require additional $\overline{\text{RAS}}$ low time (t_{w(RL)}).

SMJ4164
65,536-BIT DYNAMIC RANDOM-ACCESS MEMORY

timing requirements over recommended supply voltage range and recommended operating temperature range (concluded)

	ALT SYMBOL	SMJ4164-20		UNIT
		MIN	MAX	
$t_{h(RLD)}$ Data hold time after \overline{RAS} low	t_{DHR}	145		ns
$t_{h(WLD)}$ Data hold time after \overline{W} low	t_{DHW}	55		ns
$t_{h(CHrd)}$ Read-command hold time after \overline{CAS} high [†]	t_{RCH}	0		ns
$t_{h(RHrd)}$ Read-command hold time after \overline{RAS} high [†]	t_{RRH}	5		ns
$t_{h(CLW)}$ Write-command hold time after \overline{CAS} low	t_{WCH}	80		ns
$t_{h(RLW)}$ Write-command hold time after \overline{RAS} low	t_{WCR}	145		ns
t_{RLCH} Delay time, \overline{RAS} low to \overline{CAS} high	t_{CSH}	200		ns
t_{CHRL} Delay time, \overline{CAS} high to \overline{RAS} low	t_{CRP}	0		ns
t_{CLRH} Delay time, \overline{CAS} low to \overline{RAS} high	t_{RSH}	135		ns
t_{CLWL} Delay time, \overline{CAS} low to \overline{W} low (read-modify-write cycle only)	t_{CWD}	65		ns
t_{RLCL} Delay time, \overline{RAS} low to \overline{CAS} low (maximum value specified only to guarantee access time)	t_{RCD}	25	65	ns
t_{RLWL} Delay time, \overline{RAS} low to \overline{W} low (read-modify-write cycle only)	t_{RWD}	130		ns
t_{WLCL} Delay time, \overline{W} low to \overline{CAS} low (early write cycle)	t_{WCS}	-5		ns
t_{rf} Refresh time interval	t_{REF}		4	ms

[†]These parameters are guaranteed but not tested.

Military Products

8

PARAMETER MEASUREMENT INFORMATION






FIGURE 1. LOAD CIRCUIT

read cycle timing



SMJ4164
65,536-BIT DYNAMIC RANDOM-ACCESS MEMORY


early write cycle timing



Military Products

8


write cycle timing



†The enable time (t_{en}) for a write cycle is equal in duration to the access time from \overline{CAS} ($t_{a(C)}$) in a read cycle; but the active levels at the output are invalid.

SMJ4164
65,536-BIT DYNAMIC RANDOM-ACCESS MEMORY


read-write/read-modify-write cycle timing



Military Products


8

page-mode read cycle timing




NOTE 6: A write cycle or a read-modify-write cycle can be intermixed with read cycles as long as the write and read-modify-write timing specifications are not violated.






NOTE 7: A read cycle or a read-modify-write cycle can be intermixed with write cycles as long as the read and read-modify-write timing specifications are not violated.



NOTE 8: A read or a write cycle can be intermixed with read-modify-write cycles as long as the read and the write timing specifications are not violated.

SMJ4164
65,536-BIT DYNAMIC RANDOM-ACCESS MEMORY


RAS-only refresh timing




Military Products

8

I_{DD1} vs. CYCLE TIME



I_{DD3} vs. CYCLE TIME



SMJ4256

262,144-BIT DYNAMIC RANDOM-ACCESS MEMORY


NOVEMBER 1985

- 262,144 X 1 Organization
- Single 5-V Supply
- JEDEC Standardized Pinout
- Upward Pin Compatible with SMJ4164 (64K Dynamic RAM)
- Performance Ranges:

	ACCESS TIME ROW ADDRESS (MAX)	ACCESS TIME COLUMN ADDRESS (MAX)	READ OR WRITE CYCLE (MIN)
SMJ4256-15	150 ns	80 ns	260 ns
SMJ4256-20	200 ns	100 ns	330 ns

- Long Refresh Period . . . 4 ms (Max)
- Low Refresh Overhead Time . . . As Low As 1.3% of Total Refresh Period
- On-Chip Substrate Bias Generator
- All Inputs, Outputs, and Clocks Fully TTL Compatible
- 3-State Unlatched Output
- Common I/O Capability with "Early Write" Feature
- Power Dissipation as Low As
—Operating . . . 300 mW (Typ)
—Standby . . . 12.5 mW (Typ)
- MIL-STD-883C Class B High-Reliability Processing

JD PACKAGE
(TOP VIEW)



PIN NOMENCLATURE

A0-A8	Address Inputs
$\overline{\text{CAS}}$	Column-Address Strobe
D	Data In
Q	Data Out
$\overline{\text{RAS}}$	Row-Address Strobe
V _{DD}	5-V Supply
V _{SS}	Ground
$\overline{\text{W}}$	Write Enable

- $\overline{\text{RAS}}$ -Only Refresh Mode
- Hidden Refresh Mode
- $\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ Refresh Mode
- Full Military DRAM Temperature Range Operation . . . -55°C to 110°C

description

The SMJ4256 is a high-speed, 262,144-bit dynamic random-access memory, organized as 262,144 words of one bit each. It employs state-of-the-art SMOS (scaled MOS) N-channel double-level polysilicon/polycide gate technology for very high performance combined with low cost and improved reliability.

The SMJ4256 features maximum $\overline{\text{RAS}}$ access times of 150 ns or 200 ns. Typical power dissipation is as low as 300 mW operating and 12.5 mW standby.

New SMOS technology permits operation from a single 5-V supply, reducing system power supply and decoupling requirements, and easing board layout. I_{DD} peaks are 125 mA typical, and a -0.5-V input voltage undershoot can be tolerated, minimizing system noise considerations.

All inputs and outputs, including clocks, are compatible with Series 54 TTL. All address and data-in lines are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The SMJ4256 is offered in a 16-pin ceramic dual-in-line package. It is guaranteed for operation from -55°C to 110°C. The dual-in-line package is designed for insertion in mounting-hole rows on 7,62-mm (300-mil) centers.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 225012 • DALLAS, TEXAS 75265

Copyright © 1985, Texas Instruments Incorporated

8-47

SMJ4256

262,144-BIT DYNAMIC RANDOM-ACCESS MEMORY

operation

address (A0 through A8)

Eighteen address bits are required to decode 1 of 262,144 storage cell locations. Nine row-address bits are set up on pins A0 through A8 and latched onto the chip by the row-address strobe ($\overline{\text{RAS}}$). Then the nine column-address bits are set up on pins A0 through A8 and latched onto the chip by the column-address strobe ($\overline{\text{CAS}}$). All addresses must be stable on or before the falling edges of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$. $\overline{\text{RAS}}$ is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. $\overline{\text{CAS}}$ is used as a chip select activating the column decoder and the input and output buffers.

write enable ($\overline{\text{W}}$)

The read or write mode is selected through the write-enable ($\overline{\text{W}}$) input. A logic high on the $\overline{\text{W}}$ input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When $\overline{\text{W}}$ goes low prior to $\overline{\text{CAS}}$, data out will remain in the high-impedance state for the entire cycle permitting common I/O operation.

data in (D)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of $\overline{\text{CAS}}$ or $\overline{\text{W}}$ strobes data into the on-chip data latch. This latch can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle, $\overline{\text{W}}$ is brought low prior to $\overline{\text{CAS}}$ and the data is strobed in by $\overline{\text{CAS}}$ with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle, $\overline{\text{CAS}}$ will already be low, thus the data will be strobed in by $\overline{\text{W}}$ with setup and hold times referenced to this signal.

data out (Q)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 54 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until $\overline{\text{CAS}}$ is brought low. In a read cycle the output goes active after the access time interval $t_{a(C)}$ that begins with the negative transition of $\overline{\text{CAS}}$ as long as $t_{a(R)}$ is satisfied. The output becomes valid after the access time has elapsed and remains valid while $\overline{\text{CAS}}$ is low; $\overline{\text{CAS}}$ going high returns it to a high-impedance state. In a read-modify-write cycle, the output will follow the sequence for the read cycle.

refresh

A refresh operation must be performed at least once every four milliseconds to retain data. This can be achieved by strobing each of the 256 rows (A0-A7). A normal read or write cycle will refresh all bits in each row that is selected. A $\overline{\text{RAS}}$ -only operation can be used by holding $\overline{\text{CAS}}$ at the high (inactive) level, thus conserving power as the output buffer remains in the high-impedance state.

$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh

The $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh is utilized by bringing $\overline{\text{CAS}}$ low earlier than $\overline{\text{RAS}}$ (see parameter t_{CLRL}) and holding it low after $\overline{\text{RAS}}$ falls (see parameter t_{RLCHR}). For successive $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycles, $\overline{\text{CAS}}$ can remain low while cycling $\overline{\text{RAS}}$. The external address is ignored and the refresh address is generated internally.

hidden refresh

Hidden refresh may be performed while maintaining valid data at the output pin. This is accomplished by holding $\overline{\text{CAS}}$ at V_{IL} after a read operation and cycling $\overline{\text{RAS}}$ after a specified precharge period, similar to a " $\overline{\text{RAS}}$ -only" refresh cycle. The external address is also ignored during the hidden refresh cycles.

page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing random column addresses onto the chip. Thus, the time required to setup and strobe sequential row


SMJ4256
262,144-BIT DYNAMIC RANDOM-ACCESS MEMORY

addresses for the same page is eliminated. The maximum number of columns that can be addressed is determined by $t_{w(RL)}$, the maximum \overline{RAS} low pulse duration.

power-up

To achieve proper device operation, an initial pause of 200 μs is required after power up followed by a minimum of eight initialization cycles.


logic symbol†



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SMJ4256 262,144-BIT DYNAMIC RANDOM-ACCESS MEMORY

functional block diagram



Military Products

8

absolute maximum ratings over operating temperature range (unless otherwise noted)†

Voltage range for any pin including V _{DD} supply (see Note 1)	-1 V to 7 V
Short circuit output current	50 mA
Power dissipation	1 W
Minimum operating free-air temperature	-55°C
Operating case temperature	100°C
Storage temperature range	-65°C to 150°C

†Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to V_{SS}.

recommended operating conditions

		MIN	NOM	MAX	UNIT
V _{DD}	Supply voltage	4.75	5	5.25	V
V _{SS}	Supply voltage		0		V
V _{IH}	High-level input voltage	2.4		5	V
V _{IL}	Low-level input voltage (see Note 2)	-0.5		0.6	V
T _A	Operating free-air temperature	-55			°C
T _C	Operating case temperature			110	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as maximum, is used in this data sheet for logic voltage levels only.

TEXAS
INSTRUMENTS

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SMJ4256-15		SMJ4256-20		UNIT		
		MIN	TYP†	MAX	MIN		TYP†	MAX
V _{OH}	High-level output voltage	I _{OH} = -5 mA		2.4	2.4	V		
V _{OL}	Low-level output voltage	I _{OL} = 4.2 mA		0.4		V		
I _I	Input current (leakage)	V _I = 0 V to 5 V, V _{DD} = 5 V, All other pins = 0 V to 5 V		± 10		µA		
I _O	Output current (leakage)	V _O = 0 V to 5.5 V, V _{DD} = 5 V, $\overline{\text{CAS}}$ high		± 10		µA		
I _{DD1}	Average operating current during read or write cycle	t _c = minimum cycle, Output open		60	75	45	60	mA
I _{DD2}	Standby current	After 1 memory cycle, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ high, Output open		2.5	5	2.5	5	mA
I _{DD3}	Average refresh current	t _c = minimum cycle, $\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}}$ high, Output open		45	60	35	45	mA
I _{DD4}	Average page-mode current	t _{c(P)} = minimum cycle, $\overline{\text{RAS}}$ low, $\overline{\text{CAS}}$ cycling, Output open		35	50	25	45	mA

†All typical values are at T_A = 25 °C and nominal supply voltages.

capacitance over recommended supply voltage range and operating temperature range,
f = 1 MHz

PARAMETER	TYP†	UNIT
C _{i(A)} Input capacitance, address inputs	4	pF
C _{i(D)} Input capacitance, data input	4	pF
C _{i(RC)} Input capacitance strobe inputs	4	pF
C _{i(W)} Input capacitance, write enable input	4	pF
C _o Output capacitance	5	pF

†All typical values are at T_A = 25 °C and nominal supply voltages.

switching characteristics over recommended supply voltage range and operating temperature range

PARAMETER	TEST CONDITIONS†	ALT. SYMBOL	SMJ4256-15		SMJ4256-20		UNIT	
			MIN	MAX	MIN	MAX		
t _{a(C)}	Access time from $\overline{\text{CAS}}$	t _{RLCL} ≥ MAX, C _L = 80 pF, I _{OH} = -5 mA, I _{OL} = 4.2 mA	t _{CAC}	80	100	ns		
t _{a(R)}	Access time from $\overline{\text{RAS}}$	t _{RLCL} = MAX, C _L = 80 pF, I _{OH} = -5 mA, I _{OL} = 4.2 mA	t _{RAC}	150	200	ns		
t _{dis(CH)}	Output disable time after $\overline{\text{CAS}}$ high	C _L = 80 pF, I _{OH} = -5 mA, I _{OL} = 4.2 mA	t _{OFF}	0	30	0	35	ns

†Figure 1 shows the load circuit; C_L values shown are typical for test system used.

SMJ4256 262,144-BIT DYNAMIC RANDOM-ACCESS MEMORY

timing requirements over recommended supply voltage range and operating temperature range

	ALT. SYMBOL	SMJ4256-15		SMJ4256-20		UNIT
		MIN	MAX	MIN	MAX	
$t_{c(P)}$ Page-mode cycle time (read or write cycle)	tPC	145		190		ns
$t_{c(PM)}$ Page-mode cycle time (read-modify-write cycle)	tPCM	205		250		ns
$t_{c(rd)}$ Read cycle time [†]	tRC	260		330		ns
$t_{c(W)}$ Write cycle time	tWC	260		330		ns
$t_{c(rdW)}$ Read-write/read-modify-write cycle time	tRWC	315		390		ns
$t_w(CH)P$ Pulse duration, \overline{CAS} high (page mode)	tCP	60		80		ns
$t_w(CH)$ Pulse duration, \overline{CAS} high (non-page mode)	tCPN	60		80		ns
$t_w(CL)$ Pulse duration, \overline{CAS} low [‡]	tCAS	80	10,000	100	10,000	ns
$t_w(RH)P$ Pulse duration, \overline{RAS} high (page mode)	tRP	120		120		ns
$t_w(RH)$ Pulse duration, \overline{RAS} high (non-page mode)	tRPN	100		120		ns
$t_w(RL)$ Pulse duration, \overline{RAS} low [§]	tRAS	150	10,000	200	10,000	ns
$t_w(W)$ Write pulse duration	tWP	45		55		ns
$t_{su}(CA)$ Column-address setup time	tASC	0		0		ns
$t_{su}(RA)$ Row-address setup time	tASR	5		5		ns
$t_{su}(D)$ Data setup time	tDS	3		3		ns
$t_{su}(rd)$ Read-command setup time	tRCS	5		5		ns
$t_{su}(WCL)$ Early write-command setup time before \overline{CAS} low	tWCS	0		0		ns
$t_{su}(WCH)$ Write-command setup time before \overline{CAS} high	tCWL	45		65		ns
$t_{su}(WRH)$ Write-command setup time before \overline{RAS} high	tRWL	45		65		ns
$t_h(CLCA)$ Column-address hold time after \overline{CAS} low	tCAH	30		45		ns
$t_h(RA)$ Row-address hold time	tRAH	20		25		ns
$t_h(RLCA)$ Column-address hold time after \overline{RAS} low	tAR	100		145		ns
$t_h(CLD)$ Data hold time after \overline{CAS} low	tDH	50		55		ns
$t_h(RLD)$ Data hold time after \overline{RAS} low	tDHR	120		155		ns
$t_h(WLD)$ Data hold time after \overline{W} low	tDH	45		55		ns
$t_h(CHrd)$ Read-command hold time after \overline{CAS} high	tRCH	0		0		ns
$t_h(RHrd)$ Read-command hold time after \overline{RAS} high	tRRH	10		15		ns
$t_h(CLW)$ Write-command hold time after \overline{CAS} low	tWCH	50		55		ns
$t_h(RLW)$ Write-command hold time after \overline{RAS} low	tWCR	120		155		ns

Continued next page.

NOTES: 3. Timing measurements are referenced to V_{IL} max and V_{IH} min.

4. System transition times (rise and fall) for \overline{RAS} and \overline{CAS} are to be a minimum of 3 ns and a maximum of 50 ns.

[†]All cycle times assume $t_t = 5$ ns.

[‡]In a read-modify-write cycle, t_{CLWL} and $t_{su}(WCH)$ must be observed. Depending on the user's transition times, this may require additional \overline{CAS} low time $t_w(CL)$. This applies to page-mode read-modify-write also.

[§]In a read-modify-write cycle, t_{RLWL} and $t_{su}(WRH)$ must be observed. Depending on the user's transition times, this may require additional \overline{RAS} low time ($t_w(RL)$).

timing requirements over recommended supply voltage range and operating temperature range (concluded)

	ALT. SYMBOL	SMJ4256-15		SMJ4256-20		UNIT
		MIN	MAX	MIN	MAX	
t _{RLCH} Delay time, \overline{RAS} low to \overline{CAS} high	t _{CSH}	150		200		ns
t _{CHRL} Delay time, \overline{CAS} high to \overline{RAS} low	t _{CRP}	5		5		ns
t _{CLRHL} Delay time, \overline{CAS} low to \overline{RAS} high	t _{RSH}	80		100		ns
t _{RLCHR} Delay time, \overline{RAS} low to \overline{CAS} high [†]	t _{CHR}	30		40		ns
t _{CLRL} Delay time, \overline{CAS} low to \overline{RAS} low [†]	t _{CSR}	30		35		ns
t _{CLWL} Delay time, \overline{CAS} low to \overline{W} low (read-modify-write cycle only)	t _{CWD}	85		90		ns
t _{RLCL} Delay time, \overline{RAS} low to \overline{CAS} low (maximum value specified only to guarantee access time)	t _{RCD}	25	70	35	100	ns
t _{RLWL} Delay time, \overline{RAS} low to \overline{W} low (read-modify-write cycle only)	t _{RWD}	155		190		ns
t _{rf} Refresh time interval	t _{REF}		4		4	ms

NOTE 3: Timing measurements are referenced to V_{IL} max and V_{IH} min.
[†]CAS-before-RAS refresh only.

PARAMETER MEASUREMENT INFORMATION





FIGURE 1. EQUIVALENT LOAD CIRCUIT


SMJ4256
262,144-BIT DYNAMIC RANDOM-ACCESS MEMORY

read cycle timing




Military Products

early write cycle timing




SMJ4256
262,144-BIT DYNAMIC RANDOM-ACCESS MEMORY

write cycle timing




†The enable time (t_{en}) for a write cycle is equal in duration to the access time from \overline{CAS} ($t_{a(C)}$) in a read cycle; but the active levels at the output are invalid.


read-write/read-modify-write cycle timing




†The enable time (t_{en}) for a write cycle is equal in duration to the access time from \overline{CAS} $t_a(C)$ in a read cycle; but the active levels at the output are invalid.



NOTE 5: A write cycle or a read-modify-write cycle can be intermixed with read cycles as long as the write and read-modify-write timing specifications are not violated.




NOTE 6: A read cycle or a read-modify-write cycle can be intermixed with write cycles as long as read and read-modify-write timing specifications are not violated.




NOTE 7: A read or a write cycle can be intermixed with read-modify-write cycles as long as the read and write timing specifications are not violated.

RAS-only refresh cycle timing



hidden refresh cycle timing[†]



[†]This timing is guaranteed but not tested.

SMJ4416 16,384-WORD BY 4-BIT DYNAMIC RAM

AUGUST 1980 — REVISED NOVEMBER 1985


- 16,384 X 4 Organization
- Single 5-V Supply ($\pm 10\%$ Tolerance)
- Performance Ranges:

	ACCESS TIME	ACCESS TIME	READ OR	READ- MODIFY-
	ROW	COLUMN	WRITE	WRITE
	ADDRESS	ADDRESS	CYCLE	CYCLE
	(MAX)	(MAX)	(MIN)	(MIN)
'4416-12	120 ns	70 ns	230 ns	320 ns
'4416-15	150 ns	80 ns	260 ns	330 ns
'4416-20	200 ns	120 ns	330 ns	440 ns


- Available Temperature Ranges with MIL-STD-883C Class B High-Reliability Processing
 - S . . . -55°C to 100°C
 - E . . . -40°C to 85°C
 - L . . . 0°C to 70°C

- Long Refresh Period . . . 4 ms
- Low Refresh Overhead Time . . . As Low As 1.7% of Total Refresh Period
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Unlatched Outputs
- Early Write or \bar{G} to Control Output Buffer Impedance
- Page-Mode Operation for Faster Access
- Low Power Dissipation
 - Operation . . . 200 mW (Typ)
 - Standby . . . 17.5 mW (Typ)
- New SMOS (Scaled-MOS) N-Channel Technology

JD PACKAGE
(TOP VIEW)



FG PACKAGE
(TOP VIEW)



PIN NOMENCLATURE	
A0-A7	Address Inputs
CAS	Column-Address Strobe
DQ1-DQ4	Data In/Data Out
\bar{G}	Output Enable
\bar{RAS}	Row-Address Strobe
VDD	5-V Supply
VSS	Ground
W	Write Enable

description

The SMJ4416 is a Military high-speed, 65,536-bit, dynamic, random-access memory, organized as 16,384 words of 4 bits each. It employs state-of-the-art SMOS (scaled MOS) N-channel double-level polysilicon gate technology for very high performance combined with low cost and improved reliability.

The SMJ4416 features \bar{RAS} access times to 120 ns maximum. Power dissipation is 200 mW typical operating, 17.5 mW typical standby.

New SMOS technology permits operation from a single 5-V supply, reducing system power supply and decoupling requirements, and easing board layout. I_{DD} peaks have been reduced to 60 mA typical, and a -1-V input voltage undershoot can be tolerated, minimizing system noise considerations. Input clamp diodes are used to ease system design.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

SMJ4416

16,384-WORD BY 4-BIT DYNAMIC RAM

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with $\overline{\text{RAS}}$ in order to retain data. $\overline{\text{CAS}}$ can remain high during the refresh sequence to conserve power.

All inputs and outputs, including clocks, are compatible with Series 54/74 TTL. All address lines and data in are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The SMJ4416 is offered in 18-pin 300-mil ceramic side-braze dual-in-line and 18-pad ceramic chip-carrier packages. It is available in -55°C to 100°C , -40°C to 85°C , and 0°C to 70°C temperature ranges. Dual-in-line packages are designed for insertion in mounting-hole rows on 7,62 mm (300-mil) centers.

operation

address (A0 through A7)

Fourteen address bits are required to decode 1 of 16,384 storage locations. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe ($\overline{\text{RAS}}$). Then the six column-address bits are set up on pins A1 through A6 and latched onto the chip by the column-address strobe ($\overline{\text{CAS}}$). All addresses must be stable on or before the falling edges of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$. $\overline{\text{RAS}}$ is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. $\overline{\text{CAS}}$ is used as a chip select activating the column decoder and the input and output buffers.

write enable ($\overline{\text{W}}$)

The read or write mode is selected through the write-enable ($\overline{\text{W}}$) input. A logic high on the $\overline{\text{W}}$ input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When $\overline{\text{W}}$ goes low prior to $\overline{\text{CAS}}$, data out will remain in the high-impedance state allowing a write cycle with $\overline{\text{G}}$ grounded.

data in (DQ1 through DQ4)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of $\overline{\text{CAS}}$ or $\overline{\text{W}}$ strobes data into the on-chip data latches. These latches can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle, $\overline{\text{W}}$ is brought low prior to $\overline{\text{CAS}}$ and the data is strobed in by $\overline{\text{CAS}}$ with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle, $\overline{\text{CAS}}$ will already be low, thus the data will be strobed in by $\overline{\text{W}}$ with setup and hold times referenced to this signal. In delayed or read-modify-write, $\overline{\text{G}}$ must be high to bring the output buffers to high impedance prior to impressing data on the I/O lines.

data out (DQ1 through DQ4)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 54/74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until $\overline{\text{CAS}}$ is brought low. In a read cycle the output goes active after the access time interval $t_{a(C)}$ that begins with the negative transition of $\overline{\text{CAS}}$ as long as $t_{a(R)}$ and $t_{a(E)}$ are satisfied. The output becomes valid after the access time has elapsed and remains valid while $\overline{\text{CAS}}$ and $\overline{\text{G}}$ are low. $\overline{\text{CAS}}$ or $\overline{\text{G}}$ going high returns it to a high-impedance state. In an early write cycle, the output is always in the high-impedance state. In a delayed-write or read-modify-write cycle, the output must be put in the high-impedance state prior to applying data to the DQ input. This is accomplished by bringing $\overline{\text{G}}$ high prior to applying data, thus satisfying t_{GHD} .

output enable ($\overline{\text{G}}$)

The $\overline{\text{G}}$ controls the impedance of the output buffers. When $\overline{\text{G}}$ is high, the buffers will remain in the high-impedance state. Bringing $\overline{\text{G}}$ low during a normal cycle will activate the output buffers putting them in the low-impedance state. It is necessary for both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ to be brought low for the output buffers to go into the low-impedance state. Once in the low-impedance state, they will remain in the low-impedance state until $\overline{\text{G}}$ or $\overline{\text{CAS}}$ is brought high.

refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffer is in the high-impedance state unless $\overline{\text{CAS}}$ is applied, the $\overline{\text{RAS}}$ -only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with $\overline{\text{RAS}}$ causes all bits in each row to be refreshed. $\overline{\text{CAS}}$ can remain high (inactive) for this refresh sequence to conserve power.


page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the chip. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. To extend beyond the 64 column locations on a single RAM, the row address and $\overline{\text{RAS}}$ are applied to multiple 16K x 4 RAMs. $\overline{\text{CAS}}$ is then decoded to select the proper RAM.

power up

After power up, the power supply must remain at its steady-state value for 1 ms. In addition, the $\overline{\text{RAS}}$ input must remain high for 100 μs immediately prior to initialization. Initialization consists of performing eight $\overline{\text{RAS}}$ cycles before proper device operation is achieved.


logic symbol†



†This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for the dual-in-line package.

SMJ4416
16,384-WORD BY 4-BIT DYNAMIC RAM

functional block diagram



Military Products

8

absolute maximum ratings over operating temperature range (unless otherwise noted)†

Voltage on any pin except V _{DD} and data out (see Note 1)	– 1.5 V to 10 V
Voltage on V _{DD} supply and data out with respect to V _{SS}	– 1 V to 6 V
Short circuit output current	.50 mA
Power dissipation	.1 W
Minimum operating free-air temperature: S version	– 55°C
E version	– 40°C
L version	.0°C
Operating case temperature: S version	100°C
E version	.85°C
L version	.70°C
Storage temperature range	– 65°C to 150°C

† Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values in this data sheet are with respect to V_{SS}.

recommended operating conditions

		S VERSION			E VERSION			L VERSION			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	
V _{DD}	Supply voltage	4.5	5	5.5	4.5	5	5.5	4.5	5	5.5	V
V _{SS}	Supply voltage	0			0			0			V
V _{IH}	High-level input voltage	V _{DD} = 4.5 V	2.4		4.8		2.4		4.8		V
		V _{DD} = 5.5 V	2.4		5.8		2.4		5.8		
V _{IL}	Low-level input voltage	V _{IK}		0.8		V _{IK}		0.8		V	
T _A	Operating free-air temperature	-55			-40			0			°C
T _C	Operating case temperature	100			85			70			°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SMJ4416-12			UNIT
		MIN	TYP [†]	MAX	
V _{IK}	Input clamp voltage I _I = -15 mA, see Figure 1	-1.2			V
V _{OH}	High-level output voltage I _{OH} = -2 mA	2.4			V
V _{OL}	Low-level output voltage I _{OL} = 4.2 mA	0.4			V
I _I	Input current (leakage) V _I = 0 V to 5.8 V, V _{DD} = 5 V, All other pins = 0 V	±10			μA
I _O	Output current (leakage) V _O = 0.4 V to 5.5 V, V _{DD} = 5 V, $\overline{\text{CAS}}$ high	±10			μA
I _{DD1} [‡]	Average operating current during read or write cycle At t _C = minimum cycle	54			mA
I _{DD2} [‡]	Standby current (see Note 3) After 1 memory cycle, RAS and $\overline{\text{CAS}}$ high	3.5 5			mA
I _{DD3} [‡]	Average refresh current t _C = minimum cycle, RAS cycling, $\overline{\text{CAS}}$ high	46			mA
I _{DD4} [‡]	Average page-mode current t _{C(P)} = minimum cycle, RAS low, $\overline{\text{CAS}}$ cycling	46			mA

[†]All typical values are at T_C = 25°C and nominal supply voltages.

[‡]I_{DD1}-I_{DD4} are measured with open outputs.

NOTE 3: V_{IL} ≥ -0.6 V on all inputs.

SMJ4416
16,384-WORD BY 4-BIT DYNAMIC RAM

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SMJ4416-15			SMJ4416-20			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
V _{IK} Input clamp voltage	I _I = -15 mA, see Figure 1			-1.2			-1.2	V
V _{OH} High-level output voltage	I _{OH} = -2 mA	2.4			2.4			V
V _{OL} Low-level output voltage	I _{OL} = 4.2 mA			0.4			0.4	V
I _I Input current (leakage)	V _I = 0 V to 5.8 V, V _{DD} = 5 V, All other pins = 0 V			±10			±10	µA
I _O Output current (leakage)	V _O = 0.4 V to 5.5 V, V _{DD} = 5 V, $\overline{\text{CAS}}$ high			±10			±10	µA
I _{DD1} ‡ Average operating current during read or write cycle	At t _C = minimum cycle		40	48		35	42	mA
I _{DD2} ‡ Standby current (see Note 3)	After 1 memory cycle, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ high		3.5	5		3.5	5	mA
I _{DD3} ‡ Average refresh current	t _C = minimum cycle, $\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}}$ high		25	40		21	34	mA
I _{DD4} ‡ Average page-mode current	t _{C(P)} = minimum cycle, $\overline{\text{RAS}}$ low, $\overline{\text{CAS}}$ cycling		25	40		21	34	mA

†All typical values are at T_C = 25°C and nominal supply voltages.

‡I_{DD1}-I_{DD4} are measured with open outputs.

NOTE 3: V_{IL} ≥ -0.6 V on all inputs.

capacitance over recommended supply voltage range and recommended temperature range,
f = 1 MHz†

PARAMETER	SMJ4416		UNIT
	TYP‡	MAX	
C _{i(A)} Input capacitance, address inputs	5	7	pF
C _{i(RC)} Input capacitance, strobe inputs	8	10	pF
C _{i(W)} Input capacitance, write enable input	8	10	pF
C _{i/O} Input/output capacitance, data ports	8	10	pF

†These parameters are guaranteed but not tested.

‡All typical values are at T_C = 25°C and nominal supply voltages.

Military Products

8

switching characteristics over recommended supply voltage range and recommended operating temperature range

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	SMJ4416-12		UNIT
			MIN	MAX	
$t_a(C)$ Access time from \overline{CAS}	$C_L = 100$ pF, Load = 2 Series 54 TTL gates	t_{CAC}	70		ns
$t_a(R)$ Access time from \overline{RAS}	$t_{RLCL} = MAX$, $C_L = 100$ pF Load = 2 Series, 54 TTL gates	t_{RAC}	120		ns
$t_a(G)$ Access time after \overline{G} low	$C_L = 100$ pF, Load = 2 Series 54 TTL gates		30		ns
$t_{dis}(CH)$ Output disable time after \overline{CAS} high	$C_L = 100$ pF, Load = 2 Series 54 TTL gates	t_{OFF}	0	30	ns
$t_{dis}(G)$ Output disable time after \overline{G} high	$C_L = 100$ pF, Load = 2 Series 54 TTL gates		0	30	ns

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	SMJ4416-15		SMJ4416-20		UNIT
			MIN	MAX	MIN	MAX	
$t_a(C)$ Access time from \overline{CAS}	$C_L = 100$ pF, Load = 2 Series 54 TTL gates	t_{CAC}	80		120		ns
$t_a(R)$ Access time from \overline{RAS}	$t_{RLCL} = MAX$, $C_L = 100$ pF Load = 2 Series 54 TTL gates	t_{RAC}	150		200		ns
$t_a(G)$ Access time after \overline{G} low	$C_L = 100$ pF, Load = 2 Series 54 TTL gates		40		50		ns
$t_{dis}(CH)$ Output disable time after \overline{CAS} high	$C_L = 100$ pF, Load = 2 Series 54 TTL gates	t_{OFF}	0	30	0	40	ns
$t_{dis}(G)$ Output disable time after \overline{G} high	$C_L = 100$ pF, Load = 2 Series 54 TTL gates		0	30	0	40	ns

SMJ4416
16,384-WORD BY 4-BIT DYNAMIC RAM

timing requirements over recommended supply voltage range and recommended operating temperature range

	ALT. SYMBOL	SMJ4416-12		UNIT
		MIN	MAX	
$t_{c(P)}$ Page-mode cycle time	t_{PC}	120		ns
$t_{c(rd)}$ Read cycle time [†]	t_{RC}	230		ns
$t_{c(W)}$ Write cycle time	t_{WC}	230		ns
$t_{c(rdW)}$ Read-write/read-modify-write cycle time	t_{RWC}	315		ns
$t_w(CH)$ Pulse duration, \overline{CAS} high (precharge time) [‡]	t_{CP}	40		ns
$t_w(CL)$ Pulse duration, \overline{CAS} low [‡]	t_{CAS}	70	5000	ns
$t_w(RH)$ Pulse duration, \overline{RAS} high (precharge time)	t_{RP}	80		ns
$t_w(RL)$ Pulse duration, \overline{RAS} low [†]	t_{RAS}	120	5000	ns
$t_w(W)$ Write pulse duration	t_{WP}	30		ns
t_t Transition times (rise and fall) for \overline{RAS} and \overline{CAS}	t_T	3	50	ns
$t_{su(CA)}$ Column-address setup time	t_{ASC}	0		ns
$t_{su(RA)}$ Row-address setup time	t_{ASR}	0		ns
$t_{su(D)}$ Data setup time	t_{DS}	0		ns
$t_{su(rd)}$ Read-command setup time	t_{RCS}	0		ns
$t_{su(WCH)}$ Write-command setup time before \overline{CAS} high	t_{CWL}	50		ns
$t_{su(WRH)}$ Write-command setup time before \overline{RAS} high	t_{RWL}	50		ns
$t_h(CLCA)$ Column-address hold time after \overline{CAS} low	t_{CAH}	35		ns
$t_h(RA)$ Row-address hold time	t_{RAH}	15		ns
$t_h(RLCA)$ Column-address hold time after \overline{RAS} low	t_{AR}	85		ns
$t_h(CLD)$ Data hold time after \overline{CAS} low	t_{DH}	40		ns
$t_h(RLD)$ Data hold time after \overline{RAS} low	t_{DHR}	90		ns
$t_h(WLD)$ Data hold time after \overline{W} low	t_{DH}	30		ns
$t_h(RHrd)$ Read-command hold time after \overline{RAS} high	t_{RRH}	10		ns
$t_h(CHrd)$ Read-command hold time after \overline{CAS} high	t_{RCH}	0		ns
$t_h(CLW)$ Write-command hold time after \overline{CAS} low	t_{WCH}	40		ns
$t_h(RLW)$ Write-command hold time after \overline{RAS} low	t_{WCR}	90		ns
t_{RLCH} Delay time, \overline{RAS} low to \overline{CAS} high	t_{CSH}	120		ns
t_{CHRL} Delay time, \overline{CAS} high to \overline{RAS} low	t_{CRP}	0		ns
$t_{CLR H}$ Delay time, \overline{CAS} low to \overline{RAS} high	t_{RSH}	70		ns
t_{CLWL} Delay time, \overline{CAS} low to \overline{W} low (read-modify-write-cycle only) [#]	t_{CWD}	120		ns
t_{RLCL} Delay time, \overline{RAS} low to \overline{CAS} low (maximum value specified only to guarantee access time)	t_{RCD}	20	50	ns
t_{RLWL} Delay time, \overline{RAS} low to \overline{W} low (read-modify-write-cycle only) [#]	t_{RWD}	170		ns
t_{WLCL} Delay time, \overline{W} low to \overline{CAS} low (early write cycle)	t_{WCS}	-5		ns
t_{GHD} Delay time, \overline{G} high before data applied at DQ		30		ns
t_{rf} Refresh time interval	t_{REF}		4	ms

[†] All cycle times assume $t_t = 5$ ns.

[‡] Page mode only.

[§] In a read-modify-write cycle, t_{CLWL} and $t_{su(WCH)}$ must be observed. Depending on the user's transition times, this may require additional \overline{CAS} low time $t_w(CL)$.

^{||} In a read-modify-write cycle, t_{RLWL} and $t_{su(WRH)}$ must be observed. Depending on the user's transition times, this may require additional \overline{RAS} low time $t_w(RL)$.

^{||} These parameters are guaranteed but not tested.

[#] Necessary to insure \overline{G} has disabled the output buffers prior to applying data to the device.

timing requirements over recommended supply voltage range and operating case temperature range

	ALT. SYMBOL	SMJ4416-15		SMJ4416-20		UNIT
		MIN	MAX	MIN	MAX	
$t_c(P)$ Page-mode cycle time	t_{PC}	140		210		ns
$t_c(rd)$ Read cycle time [†]	t_{RC}	260		330		ns
$t_c(W)$ Write cycle time	t_{WC}	260		330		ns
$t_c(rdW)$ Read-write/read-modify-write cycle time	t_{RWC}	360		440		ns
$t_w(CH)$ Pulse duration, \overline{CAS} high (precharge time) [‡]	t_{CP}	50		80		ns
$t_w(CL)$ Pulse duration, \overline{CAS} low [§]	t_{CAS}	80	5000	120	5000	ns
$t_w(RH)$ Pulse duration, \overline{RAS} high (precharge time)	t_{RP}	100		120		ns
$t_w(RL)$ Pulse duration, \overline{RAS} low [¶]	t_{RAS}	150	5000	200	5000	ns
$t_w(W)$ Write pulse duration	t_{WP}	40		50		ns
t_t Transition times (rise and fall) for \overline{RAS} and \overline{CAS}	t_T	3	50	3	50	ns
$t_{su}(CA)$ Column-address setup time	t_{ASC}	0		0		ns
$t_{su}(RA)$ Row-address setup time	t_{ASR}	0		0		ns
$t_{su}(D)$ Data setup time	t_{DS}	0		0		ns
$t_{su}(rd)$ Read-command setup time	t_{RCS}	0		0		ns
$t_{su}(WCH)$ Write-command setup time before \overline{CAS} high	t_{CWL}	60		80		ns
$t_{su}(WRH)$ Write-command setup time before \overline{RAS} high	t_{RWL}	60		80		ns
$t_h(CLCA)$ Column-address hold time after \overline{CAS} low	t_{CAH}	40		50		ns
$t_h(RA)$ Row-address hold time	t_{RAH}	20		25		ns
$t_h(RLCA)$ Column-address hold time after \overline{RAS} low	t_{AR}	110		130		ns
$t_h(CLD)$ Data hold time after \overline{CAS} low	t_{DH}	60		80		ns
$t_h(RLD)$ Data hold time after \overline{RAS} low	t_{DHR}	130		160		ns
$t_h(WLD)$ Data hold time after \overline{W} low	t_{DH}	40		50		ns
$t_h(RHrd)$ Read-command hold time after \overline{RAS} high	t_{RRH}	10		10		ns
$t_h(CHrd)$ Read-command hold time after \overline{CAS} high	t_{RCH}	0		0		ns
$t_h(CLW)$ Write-command hold time after \overline{CAS} low	t_{WCH}	60		80		ns
$t_h(RLW)$ Write-command hold time after \overline{RAS} low	t_{WCR}	130		160		ns
t_{RLCH} Delay time, \overline{RAS} low to \overline{CAS} high	t_{CSH}	150		200		ns
t_{CHRL} Delay time, \overline{CAS} high to \overline{RAS} low	t_{CRP}	0		0		ns
t_{CLRH} Delay time, \overline{CAS} low to \overline{RAS} high	t_{RSH}	80		120		ns
t_{CLWL} Delay time, \overline{CAS} low to \overline{W} low (read-modify-write-cycle only) [#]	t_{CWD}	120		150		ns
t_{RLCL} Delay time, \overline{RAS} low to \overline{CAS} low (maximum value specified only to guarantee access time)	t_{RCD}	20	70	25	80	ns
t_{RLWL} Delay time, \overline{RAS} low to \overline{W} low (read-modify-write-cycle only) [#]	t_{RWD}	190		230		ns
t_{WLCL} Delay time, \overline{W} low to \overline{CAS} low (early write cycle)	t_{WCS}	-5		-5		ns
t_{GHD} Delay time, \overline{G} high before data applied at DQ		30		40		ns
t_{rf} Refresh time interval	t_{REF}		4		4	ms

[†] All cycle times assume $t_t = 5$ ns.


[‡] Page mode only.

[§] In a read-modify-write cycle, t_{CLWL} and $t_{su}(WCH)$ must be observed. Depending on the user's transition times, this may require additional \overline{CAS} low time $t_w(CL)$.

[¶] In a read-modify-write cycle, t_{RLWL} and $t_{su}(WRH)$ must be observed. Depending on the user's transition times, this may require additional \overline{RAS} low time $t_w(RL)$.

^{||} This parameter is guaranteed but not tested.


PARAMETER MEASUREMENT INFORMATION



NOTE 4: Each input is tested separately.

FIGURE 1. INPUT CLAMP VOLTAGE TEST CIRCUIT


read cycle timing



Military Products


8

early write cycle timing



SMJ4416
16,384-WORD BY 4-BIT DYNAMIC RAM


write cycle timing




Military Products


8

read-write/read-modify-write cycle timing





NOTE 4: A write cycle or read-modify-write cycle can be intermixed with read cycles as long as the write and read-modify-write timing specifications are not violated.




NOTE 5: A read cycle or a read-modify-write cycle can be intermixed with write cycles as long as read and read-modify-write timing specifications are not violated.




Military Products


RAS-only refresh timing



I_{DD1} VS CYCLE TIME



ACCESS TIME DERATING CURVE



General Information	1
Interchangeability Guide	2
Glossary/Timing Conventions/Data Sheet Structure	3
Dynamic RAMs	4
Dynamic RAM Modules	5
EPROMs/PROMs	6
ROMs	7
Military Products	8
Applications Information	9
Logic Symbols	10
Mechanical Data	11
ESD Guidelines	12



TMS4164A and TMS4416 Input Diode Protection

The 64K DRAM family from Texas Instruments has departed from conventional input schemes for DRAMs to provide the user with improved ESD protection and input clamping diodes for negative undershoot. Both enhancements of device capability are possible due to the use by TI of a grounded epitaxial substrate in the manufacture of its 64K DRAMs. While the input circuit technique has provided the user with additional protection and ease of use, it may cause anomalous testing results for the unwary test engineer who tries to drive the inputs to large negative voltages.

Figure 1 shows an equivalent circuit for the input circuitry of the TMS4164A and the TMS4416.

The diode and transistor clamping circuit is the essential element in protecting the device from electrostatic discharge (ESD) damage. Figure 2 shows the physical layout of this circuit.

The essential element of the circuit is the input diode (A), which is surrounded by a diffused guard ring (B) connected to VSS. This circuit can be viewed as a combination of a lateral NPN transistor, a bipolar diode, and a thick field transistor — all occupying the same area and connected to the input pad. The P- /P+ substrate is both

the base of the transistor and the anode of the diode. Both are connected to VSS through the resistance of the substrate from the surface of the chip to the backside. During an ESD with positive voltage, the input diffusion area goes into reverse-bias breakdown, which turns on the bipolar transistor, thus clamping the input voltage. The action of the transistor is identical to second breakdown observed in conventional bipolar transistors. Once the transistor turns on, it can sink a large amount of transient current which is evenly distributed over the area of the input diffusion (collector of the lateral transistor). This avoids localized heating from the energy in the ESD. Localized heating could destroy the integrity of the input diode. For ESD with negative voltage, the diode and the transistor act to clamp the input voltage. When the input voltage drops below -0.7 V, the input diffusion appears as a cathode for a diode tied through the substrate resistance to ground. It also acts as an emitter for the lateral NPN transistor. Both elements turn on and tend to uniformly source the current in the input diffusion.

The polysilicon resistor included in the input circuit serves to limit the amount of voltage that reaches the thin oxide associated with the address buffers and clock inputs.






Figure 1. Equivalent Input Circuitry



(A) DIODE AND TRANSISTOR CLAMPING CIRCUIT



(B) CROSS SECTION OF CLAMPING CIRCUIT

Figure 2.

The dynamic impedance of the input clamping circuit is considerably lower than the resistance of the polysilicon resistor.

The input circuit also offers the advantage of clamping negative undershoots on the inputs during normal operation. While this provides advantage to the board and system designer, it can cause confusion for the test engineer unless he fully understands the limits of his tester. DRAMs have historically been specified with negative dc input voltages of -1 V. In addition, they are often tested/characterized to -3 V. This testing has been done to ensure that the devices will operate correctly with a negative input undershoot, which is transient. Such testing was required due to the inability of a MOSFET of reasonable size on the chip to clamp the negative-going input and due to the susceptibility of address input buffers on some MOS RAMs to negative input undershoots. The input clamping mechanism, provided on the TMS4164A and the TMS4416, can supply sufficient current to clamp the input transient.

Difficulty in testing the device with negative dc input voltages can occur due to the tester's output driver devices going into saturation when forward biasing the input diode. Also, most testers are unable to supply the large transient current requirement during reversal of bias on the input diode and transistor. Both effects will result in distortion of the tester's waveforms. What may appear to be poor setup and hold time margins of the device may actually be a tester's inability to supply the correct waveforms to the device at the proper time.

The improvement in both ESD protection and signal undershoot on system boards offered by the input circuit may be overlooked if erroneous conclusions are drawn from incoming testing with negative dc input voltages below -0.7 V.

TESTER LIMITATIONS WITH PROGRAMMED INPUT LOW LEVELS OF LESS THAN -0.7 V

Driver distortion occurs when input low levels are programmed for values below -0.7 V. The input diode/lateral NPN transistor shares a common PN junction which becomes forward biased at -0.7 V and below. The transistor collector, which is tied to V_{SS} , carries most of the forward-bias current (see Figure 3).





Figure 3. Forward- to Reverse-Bias Current

The diode exhibits a classical forward- to reverse-bias recovery delay due to a momentarily large reverse current of amplitude limited only by the programmed reverse voltage V_{IH} and driver output impedance R , i.e., the input approximates a momentary short circuit. An initially large short-circuit current plateau ($I_R = V_{IH}/R$) subsequently relaxes to the normal dc reverse-bias current I_S (see Figure 4). The time from the positive transition edge, corresponding to $t = 0$ in Figure 4, to the point where the reverse current surge relaxes to 10% of the plateau value is the diode recovery time (t_{off}).

Figure 5 shows how the driver output waveform is altered. During forward bias, the transistor clips the negative level at V_{FB} (in the range -0.7 V to -1.4 V) with the V_{IL}



R : Driver impedance
 V_{IH} : Address input high-level (reverse-bias)

Figure 4. Forward- to Reverse-Bias Recovery Current




Figure 5. Address Driver Output Voltage

level programmed over the range of -0.7 V to -6 V. During the initial reverse bias, the driver output voltage v_o is given by the programmed V_{IH} level minus the iR drop across the driver output impedance, i.e.,

$$v_o = V_{IH} - iR$$

During the current plateau, the v_o value is essentially 0 V. The driver output voltage then recovers to the programmed value as the diode reverse current relaxes to the dc reverse-bias level I_S . In effect, the t_{off} value is a measure of the time that the output waveform is distorted if the unwary engineer programs V_{IL} values significantly below -0.7 V.

The following equation derived from diode switching theory serves to estimate the magnitude of the t_{off} values for input levels below -1 V.

$$t_{off} = 40 [r - [r/(r + 1)]]^2 \text{ ns}$$

where $r = -(V_{IL} + 1)/V_{IH}$
 and $V_{IL} < -1$ V

The coefficient 40 ns is a characteristic of the diode structure and physical parameters of the material. For example, $V_{IL} = -3$ V and $V_{IH} = +3$ V give $t_{off} = 20$ ns. This estimate is not accurate at very small forward-bias

values, because it ignores the rise time of the driver's positive transition edge. As long as the predicted value is greater than or equal to the edge transition time, the estimate is good. It is assumed that driver output impedance has the same value R at both upper and lower levels, V_{IH} and V_{IL} .

The distortion in driver waveform, shown in Figure 5, increases as the driver input low level is progressively driven more negative. Depending on driver output impedance, only slight distortion is observed in the positive transition for input levels near -0.7 V to -1 V. This irregularity corresponds to the onset of the recovery phenomenon short-circuiting the output of the driver. Significant distortion occurs at large negative values of V_{IL} , and the test engineer must be aware of this phenomenon to prevent erroneous conclusions as to the performance of the device.

The input transistor provides great advantage to device use in a system environment. In a system, the negative undershoot of an address line is caused by transient transmission-line reflections (undershoot of negative-edge transitions). Here the input transistor clips much of the swing below -0.7 V on the address line. Positive-edge transition from a settled negative address low level, which gives rise to the forward-to reverse-bias recovery delay, does not occur in the typical system environment.

TMS4164 and TMS4416 Interlock Clock

The TMS4164 (64K × 1) and TMS4416 (16K × 4) dynamic RAMs use a novel interlocked clock to yield enhanced immunity to process variations, temperature, and voltage induced parametric changes. The basic concept of an interlock clock structure is to provide a synchronous timing operation that eliminates race conditions. As an aid to understanding the interlock clock, an overview of the memory control structure and its functions will be presented first.

The TMS4164 (Figure 1) and TMS4416 (Figure 2) need a minimum of 16 address bits to address all of their 64K memory locations ($2^{16} = 65,536$). Instead of physically using 16 address pins, the DRAMs only use 8 address pins and receive the addresses in two parts of 8 bits each (8 (row) and 6 (column) in the case of the TMS4416). The first 8 addresses are called the row addresses; once stable on the address pins, they are latched by the low going edge of the row address strobe ($\overline{\text{RAS}}$) input. The 8 column address bits are then set up on the 8 address pins and latched by the low going edge of the column address strobe ($\overline{\text{CAS}}$) input. The TMS4416 only uses 6 of the column address lines, disregarding A0 and A7 (These will be utilized in next generation parts providing an address for 64K × 4 memories). This sharing of address lines is known as multiplexing which keeps the number of pins on a package to a minimum.

The TMS4164 and TMS4416 use a square array of memory cells consisting of 256 rows and 256 columns which is divided into an upper and lower half. A word line (which corresponds to a row) is connected to the transfer gates of 256 cells that comprise a row of memory. The transfer gates control access to the data stored on the memory cell capacitor. The bit line (which corresponds to a half of a column) has for each half of the array 128 memory cells and 1 dummy cell connected to it via the transfer gates. Located physically between the two halves of the memory array are 256 sense amps whose inputs connect to the bit lines from each half of the array. The dummy cell provides the reference (V_{REF}) to a sense amp to determine the state of the memory cell.

On an access cycle, the row decoders drive the selected word line high turning on all 256 transfer gates in the selected row and connect 1 memory cell to each bit line. Concurrently, dummy enable (DE) decodes and drives the

transfer gates of one of the rows of dummy cells, and connects 1 dummy cell to each bit line on the opposite side of the sense amps. The dummy selection uses RA7 so that the row of dummy cells selected is on the opposite side of the sense amp from the selected row of memory cells. Connecting the memory and dummy cells to their respective bit lines causes a differential voltage to be established at the inputs of the sense amps. This differential voltage is then detected by the sense amps whose outputs will change to reflect the detected state of the memory cells. After sensing is completed, the output of the sense amp is driven back onto the bit lines to refresh the memory cells. Signal restoration is necessary because an access results in a destructive read (the memory cells no longer contain valid data after the access). This is due to the large bit line capacitance (≈ 600 fF) and the relatively small capacitance of the cell (50 fF). Connecting the cell to the bit line depletes the cell charge, and makes refresh necessary to ensure valid data retention. This restoration is transparent to the user but should not be confused with providing external refresh. After sensing is completed, the data on the bit lines can now be selected by the column decoders. The column decoders select 4 of the 256 sense amps using A0-A5 (TMS4164) and A1-A6 (TMS4416) for the selection. On the TMS4164, these 4 bits are further decoded by a 1 of 4 decoder using A6 and A7 (the 4 bit output of the TMS4416 eliminates the need for the 1 of 4 decoder). This 1 of 4 selector acts as a bidirectional switch for data transfer to or from the sense amps. Now that the basic blocks and functions of a DRAM have been described, a detailed look at the interlock scheme will be presented.

A simplified logic representation of the clock structure is shown in Figures 1 and 2. The clock interlock points are shown as inverting input NAND gates. The inputs represent timing events that must be complete before the output of the inverting input NAND gate can trigger a third event; this system provides interlocking. Approximately 60-100 clock signals are generated in a DRAM to control the various functions (address latching, decode timing, sensing, data transfers within the device, etc.); approximately 15 of these have been represented. The following discussion briefly shows the operation of the TMS4164 and TMS4416 DRAMs.




Figure 1. TMS4164 Block Diagram




Figure 2. TMS4416 Block Diagram

The falling edge of $\overline{\text{RAS}}$ causes R1 to latch the row addresses into the row address buffers and enables interlock point R2. The row addresses are then amplified and drive the row decoders for row selection. When RA0-RA7 are valid, the row address buffers output a signal to interlock point R2. A delay stage within R2 allows the row decoders time to complete their decoding before the output of R2 goes low. R2 going low enables the row decoders to drive the selected word line high. Interlock R2 ensures two things: the row addresses are valid, and decoding is complete before the selected word line is activated. Address RA7 causes dummy enable (DE) to select the row of dummy cells on the opposite side of the array from the selected row of memory cells. After row and dummy selection is completed, the decoders then drive the appropriate word lines high, connecting the memory and dummy cells to their corresponding bit lines. The differential voltage at the inputs of the sense amp is sensed, amplified, and driven back onto the bit lines; this refreshes the memory cells in the selected row. The sense amp control then outputs a signal to interlock RC1 that indicates sensing is complete.

A high logic level on $\overline{\text{CAS}}$ holds the reset on Q1 active and forces the Q output of the data out buffer into a high-impedance state. A logic low level on $\overline{\text{CAS}}$ removes the reset to allow clocking.

The falling edge of $\overline{\text{CAS}}$ causes interlock C1 to go low (assuming $\overline{\text{RAS}}$ low) driving C2 low to latch the column addresses into the column address buffers. Interlock C1 ensures that the $\overline{\text{CAS}}$ cycle is inactive until $\overline{\text{RAS}}$ is low. The column addresses are then amplified and drive the column decoders for column selection. With CA0-CA7 valid, the column address buffers output a signal to interlock point C3. A delay stage within C3 allows the column decoders time to complete their decoding before the output of C3 goes low. C3 going low enables the column decoders to access the selected columns (4). Interlock C3 ensures two things: the column addresses are valid, and decoding is complete before the selected columns are accessed. After selection is completed, data can now either be input or output depending on the $\overline{\text{W}}$ signal timing. Interlocks RC1 and RC2 ensure that the sense amps are active and the proper column is selected before a read or write can take place.

In the case of a read or read-modify-write cycle, the high logic level on the write line ($\overline{\text{W}}$) prevents any transfer

into the data in register by keeping the output of W1 high. The presence of $\overline{\text{CAS}}$ low and the output of RC1 low allows RC2's output to go low; this clocks the level of $\overline{\text{W}}$ into register Q1. Only in the case of an early write ($\overline{\text{W}}$ low prior to $\overline{\text{CAS}}$ low), when the output of Q1 is not clocked to a logic one, will the data out register be maintained in the high-impedance state. In any read cycle, the output of Q1 is a logic one and the data out register is enabled although data will not be valid until $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ access times are both satisfied.

In a write cycle, the low logic level on $\overline{\text{W}}$ allows the output of W1 to go low which latches the data present at D (thus the latter of either $\overline{\text{CAS}}$ or $\overline{\text{W}}$ going low latches the data). The logic level at the output of the data out register will remain until $\overline{\text{CAS}}$ returns to a high level. (When $\overline{\text{CAS}}$ is high, the output will go to a high-impedance state.) Data out reflects the data read from the cell rather than the new data that is written for read-modify-write cycles.

The $\overline{\text{RAS}}$ low time following sensing complete, is used to restore data to the memory cells currently selected by the word line (restoration after the destructive read). Any data that is changed by a write cycle causes alterations of the sense amplifier which then stores the new data in the memory cells. When $\overline{\text{RAS}}$ goes high, the word line is turned off and the cells now hold the data restored from the sense amps. $\overline{\text{RAS}}$ going high initializes a precharge state used to equalize the bit lines by charging them to full V_{DD} potential. Precharge is necessary to ensure the charge on the bit lines is equal on both sides of the sense amp. Another access cycle may begin once the precharge time has been met.

The representation used in Figures 1 and 2 is a simplified logic diagram which does not depict all points of signal interlocking. It does however demonstrate the principle of an interlocked clock scheme. The signal generation and timing becomes very critical as device delays decrease. In many dynamic RAMs there are over 100 timing signals used to control internal operations, and these timing signals are generated using delay chains without interlocking. The signal skew resulting from non-interlocked timing increases device sensitivity to operating conditions and process variations. Although the interlock clock is transparent to the user, its incorporation on the TMS4164 and TMS4416 offers greater component reliability and avoids timing race conditions inherent in previous generation DRAMs.

Introduction to Surface Mounting

ABSTRACT

The demand for high-density, cost-effective printed circuit boards has prompted the electronics industry to seek alternative methods to traditional plated-through-hole technology. One such alternative is surface mounting, a technology traditionally used in hybrid fabrication. The advantages of surface mounting are numerous but the bottom line is that it is cost effective and will begin to displace plated-through-hole technology as the availability of surface-mount components increases.

Texas Instruments is fully supporting the growth of the surface-mount industry with its line of plastic leaded chip carriers. An introduction to the surface-mount technology will be given in this application report.

INTRODUCTION

The post molded leaded chip carrier (PLCC) was developed by Texas Instruments in 1980 to improve the packing density of ICs on printed circuit (PC) boards and overcome some of the size constraints normally caused by dual-in-line (DIP) packages. The PLCC was also designed to be used under the same environmental conditions as the DIP without any reliability degradation. The PLCC occupies approximately 40% to 60% of the PC board area of an equivalent DIP, and requires no through holes (surface mount), therefore, it lowers the cost on PC boards. Unlike some surface-mounted packages, TI's PLCC requires no special PC board material considerations. The design of the

lead provides compliance allowing the use of any commercial substrate. Digital, Linear, Gate Array, and MOS devices will be offered in 18-, 20-, 28-, 44-, 52-, 68-, and 84-pin packages through TI.

Package Outline

The mechanical data for the PLCCs is given in Figures 1 and 2; their thermal properties are listed in Table I. The following general statements apply to the packages:

1. Each of the chip carrier packages consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound withstands soldering temperatures with no deformation, and circuit performance characteristics remain stable when the devices are operated in high humidity conditions.
2. These packages are intended for surface mounting on solder pads with 1.27-mm (0.050-inch) centers. The leads require no additional cleaning or processing when used in soldered assembly.
3. All dimensions shown are metric units (millimeters), with English units (inches) shown parenthetically. Inch dimensions govern.
4. Lead spacing shall be measured within the zones specified.
5. Tolerances are noncumulative.
6. Lead material CD-155. T60 (Copper Alloy).
7. Dimple in top of package denotes pin 1.





Figure 1. Plastic Chip Carrier Package (FP Suffix)

NO. OF TERMINALS	A		B		C	
	MIN	MAX	MIN	MAX	MIN	MAX
20	9,70 (0.382)	10,03 (0.395)	8,89 (0.350)	9,04 (0.356)	8,08 (0.318)	8,38 (0.330)
28	12,24 (0.482)	12,57 (0.495)	11,43 (0.450)	11,58 (0.456)	10,62 (0.418)	10,92 (0.430)
44	17,32 (0.682)	17,65 (0.695)	16,51 (0.650)	16,66 (0.656)	15,70 (0.618)	16,00 (0.630)
52	19,86 (0.782)	20,19 (0.795)	19,05 (0.750)	19,20 (0.756)	18,24 (0.718)	18,54 (0.730)
68	24,94 (0.982)	25,27 (0.995)	24,13 (0.950)	24,28 (0.956)	23,32 (0.918)	23,62 (0.930)



ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES.

Figure 2. FN Plastic Chip Carrier Package


Table 1. Thermal Properties, of Plastic Chip Carriers

NO. OF LEADS	PACKAGE DESIGNATION	θ_{JA} ($^{\circ}$ C/N)	θ_{JC} ($^{\circ}$ C/W)
18	FP	85.4	13.8
20	FN	113.6	37.1
28	FN	76.8	32.2
44	FN	68.0	20.3
68	FN	45.7	11.4

J-Lead Advantage

Texas Instruments PLCC packages are constructed with the J-lead structure due to its superior performance when mounted on a wide spectrum of substrates ranging from ceramic to epoxy-glass. This is possible due to the compliance of the J-lead which compensates for the possible thermal mismatch between plastic packages and mounting substrates.

More care must be taken when using ceramic leadless chip carriers mounted on nonceramic substrates in order to prevent solder joint fracturing under thermal cycling. The J-lead also offers advantages over plastic surface-mount packages using different lead structures. Figure 3 gives a comparison of the J-lead used on the PLCC to the "gull wing" commonly used on small-outline integrated circuits (SOICs) and "quad packs."




ADVANTAGES

- PROVEN PROCESS
- POSITIVE SOLDER "WITNESS"
- EASY AUTO-POSITIONING
- NESTED STACKING (PERIPHERAL)

DISADVANTAGES

- EXTENDS X-Y SIZE
- LEADS SUBJECT TO DAMAGE
- HIGH PIN COUNT PACKAGES IMPRACTICAL



DEVICE AREA (18-PIN PLCC) = 98.6 mm²
(0.153 in²)

ADVANTAGES

- PROVEN PROCESS
- LEADS ARE COMPLIANT, USEABLE WITH PC BOARD AND CERAMIC SUBSTRATES
- MINIMUM X-Y SIZE, MAXIMUM BOARD DENSITY
- EASY AUTO POSITIONING
- LEADS WELL PROTECTED
- EASY REPLACEMENT
- SOCKETING EASY
- JEDEC STANDARDS EXIST
- STAND-OFF FROM THE BOARD ALLOWS EASY CLEANING
- LARGEST LINE OF AVAILABLE PACKAGES:
FROM 18 TO 68 LEADS, HIGHER PIN COUNTS UNDER DEVELOPMENT

DISADVANTAGES

- TOTAL PACKAGE-HEIGHT THICKER THAN SOIC
- INFRARED (IR) REFLOW DIFFICULT

Figure 3. Gull Wing Vs. J-Lead

Area Savings with PLCC

The PC board area savings that can be realized with the PLCC is best demonstrated by a comparison of two Texas Instruments one megabyte memory boards (see Figure 4). The DIP board is eight layers, measuring 279,4 mm (11 inches) by 355,6 mm (14 inches) with 226 ICs. The

PLCC board is four layers, measuring 165,1 mm (6.5 inches) by 243,84 mm (9.6 inches) also with 226 ICs. The savings that can be realized with the PLCC board amounts to 60% less board area at an overall cost savings of approximately 55%. This illustrates the viability of surface mount as a low cost means of improving circuit board density while reducing PC layout complexity.




Figure 4. PLCC and DIP One Megabyte Memory Expansion Boards

Surface Mount Component Availability

Most IC manufacturers are presently producing surface-mount components for a large part of their product line. The devices available range from the sophisticated VLSI to the discrete transistor. Non-integrated circuit components ranging from chip resistors and capacitors to surface-mount connectors are also being produced in volume by major manufacturers. As the demand for surface-mount components increases, most products now produced for standard through-hole technology will also be available in surface mount. As of the printing of this application report TI produces over 700 ICs in surface mount packages.

Surface mounting consists of five basic steps:

1. PC board design
2. Solder paste application
3. Component mounting
4. Oven drying (optional)
5. Solder reflow

A brief description of each step will be given; detailed descriptions of the various steps can be obtained by component and equipment suppliers and from numerous technical articles on surface mounting.

PC Board Design

To produce reliable surface-mount PC boards the designer has to pay particular attention to IC solder pad (also termed footprint) layout. Not providing adequate footprint area and proper orientation will generally yield poor solder joints and lack of self-centering during reflow. Figure 5 shows the recommended footprints for the 18-pin PLCC. When laying out the IC footprints, as a general rule the footprint should extend approximately 10-15 mils past the outer edge of the PLCC lead. This provides a good solder fillet that will extend up the outer edge of the PLCC lead to yield a reliable solder joint that is easily inspected. The 70-80 mil length of the footprint should be a minimum, however a longer footprint can be used. It is recommended that the dimensions A and B never be less than the minimum width or length of the IC.




Figure 5. 18-Pin PLCC Footprint

Solder Paste Application

Solder paste can be applied using several methods: screening through a stencil or stainless steel mesh, pneumatic dispensing or by hand application with a syringe. Texas Instruments recommends screening through a stainless steel screen. The screen mesh must be chosen in accordance with the mesh of the solder paste to provide an adequate emulsion of the solder paste and to prevent screen clogging. In general an 80-100 mesh screen should be used with 200 mesh or finer solder paste particle. There are a number of factors that need to be considered when selecting a solder paste, a few key factors are as follows:

1. Particle size
2. Particle shape
3. Percentage of metal content
4. Temperature range

Component Placement

The components can be placed via several different modes into the still moist solder paste. In a production environment, the components are most efficiently placed with an automatic pick-and-place machine to achieve both speed and accuracy. Presently, pick-and-place machines can place between 600 and 600,000 components per hour and are priced accordingly. In a research and development environment, hand placement can be adequate due to the forgiving nature of surface mounting. When a component is placed off center it will tend to self-align during reflow due to the surface tension of the molten solder. Naturally there are limits to the amount of misalignment that can be corrected. Two important aspects of self-alignment are provision of adequate solder pad area, and proper placement of the solder pads with respect to the component.

Oven Drying

As solder pastes have evolved over the past several years, the drying process following component placement is not always necessary. In the past, drying was necessary to drive out the solvents in the solder paste. If the solvents were not driven out, the formation of solder balls was frequent due to the out gassing of the solvents prior to reflow. Today manufacturers of solder pastes report that drying is no longer necessary when using many of the new solder paste formulations. As a wide variety of solder pastes exists, it is necessary to consult the manufacturer before determining if drying is necessary in your process.

Solder Reflow

While several methods of solder reflow are available, vapor phase soldering has been the most successful and is becoming the industry standard.

Two types of vapor phase systems are the batch and the in-line. The batch system is a two-vapor system that uses a fluoroinert liquid such as FC-70 for the primary vapor and a chlorofluorocarbon such as trichlorotrifluoroethane (R113) as the secondary liquid (see Figure 6). The secondary liquid has a lower boiling point (47.6°C) than the primary liquid (215°C) thus acting as a blanket to prevent loss of the expensive primary liquid. The in-line system (see Figure 7) is a single-vapor system using only a primary vapor (such as FC-70). The batch system is the forerunner of the in-line and is more suited to development and small production where the in-line is tailored to a mass production atmosphere requiring good throughput and minimal operating expense. Although the two systems are targeted to different markets their basic operation is the same. Both are capable of single and double sided surface mount.

Batch System Operation

The PC board complete with components is placed on an elevator and lowered into the secondary vapor. The elevator ascent-descent rate and dwell in the two vapor zones can be preset via the vapor phase machine front panel. The descent rate and hold time in the secondary zone should be set so as not to unnecessarily disrupt the secondary vapor blanket or cause defluxing of the solder paste. Lowering the board into the 215°C primary zone causes the solder to reflow. A dwell time of 10-30 seconds in the primary zone is generally sufficient for most PC boards. The dwell time in the primary zone is a function of the PC board mass. Once the solder is reflowed, the PC board is raised back into the secondary zone where the molten solder is allowed to solidify. In the batch system it is necessary to pay particular attention to the ascent-descent rate of the elevator as the disruption of the two-vapor zones will cause unnecessary loss of the expensive primary liquid.

In-Line System Operation

The operation of the in-line system is similar to that of the batch system except that there are no secondary vapor or dwell times with which to contend. The PC board is placed on a conveyor belt that transports it through the system at a constant speed. Passing through the vapor zone the solder becomes molten and solidifies as it moves toward the systems exit. Where the ascent-descent rate and dwell time are critical to the batch system, the conveyor speed is critical to the in-line system. The speed at which the conveyor should be set is also a function of the PC board mass.




Figure 6. Vapor Phase Reflow System with Secondary Vapor Blanket




Figure 7. In-Line Single Vapor Heating System Schematic

Cleanup

Following the soldering process, it is necessary to remove the flux residues. These residues can be removed by traditional cleanup methods if the components have approximately 5 mils clearance to the PC board. One benefit of the PLCC with its J-leads is that it provides approximately 29 mils of clearance. Special soaking, agitation, or other methods will be necessary to provide adequate cleanup for components with less than 5 mils of clearance.

CONCLUSION

A brief overview of surface-mount technology has been given showing its advantages over standard plated-through-hole technology. Surface mounting is a cost-effective, sensible solution to the ever increasing demand for denser circuit boards. Detailed information about surface mounting is available from most major component and equipment manufacturers and through numerous technical articles on the subject. As the electronics industry strives to implement more functions in a given area, Texas Instruments believes surface mounting will become the predominant mounting technology of the future.

MOS Memory
Applications Engineering




64K-256K Plastic-Leaded Chip Carrier Compatibility


Designing memory arrays compatible with Texas Instruments 64K and 256K DRAMs in plastic leaded chip carrier (PLCC) is easily accomplished through proper PC board design. Unlike the 64K and 256K DIP packages which are identical, the PLCC packages have definite physical differences. This Application Report will cover those differences and how to design for compatibility along with a few general rules on PLCC footprint layout.

To design a 64K-256K compatible PLCC memory array, pin and package outline compatibility need to be considered.

Figures 1 and 2 show both devices with their respective pin assignments and package outlines. The pin assignments for both devices are identical with the exception of pin 1. On the 64K package, pin 1 is a no connect (NC) and on the 256K package, pin 1 is address eight (A8). This presents no problem as the 64K device will ignore this input. The major difference between the two packages is their physical size. The 64K device is packaged in the JEDEC standard 290 mil X 425 mil PLCC while the 256K will be packaged in the 290 mil X 490 mil PLCC. The increase in package size for the 256K device is due to its larger chip size.



a. 64K X 1



b. 256K X 1

c. 64K X 1/256K X 1

PIN NOMENCLATURE	
A0-A8	Address Inputs
CAS	Column Address Strobe
D	Data In
NC	No Connection
Q	Data Out
RAS	Row Address Strobe
VDD	+5-V Supply
VSS	Ground
W	Write Enable

Figure 1. PLCC Pin Assignments




Figure 2. 64K and 256K PLCC Mechanical Data




Figure 3. PLCC Footprints

Designing a PLCC memory array to accommodate both package sizes is accomplished through appropriate PLCC footprint layout. The 64K, 256K and 64K-256K PLCC footprints with recommended mechanical dimensions are given in Figure 3. The only difference between the 64K and 256K footprints are the location of the solder pads across the top and bottom of the footprints (necessary to accommodate the differences in package length). By overlaying the two footprints a 64K-256K compatible footprint can be obtained. Notice that the solder pads along both sides are unchanged from the 64K and 256K footprints while the solder pads across the top and bottom have been stretched. The only drawback to the 64K-256K compatible footprint is that when using 64K devices some memory density is sacrificed due to the extra pad length at the top and bottom of the footprint. However, this may not be a serious constraint compared to the cost of laying out and producing two separate memory boards.

To arrive at the PLCC footprint dimensions in Figure 2, several general design rules were used. Adhering to these

design rules helps to ensure good solder joint integrity between the PC board and the PLCC.

1. Solder pad length should be 70-80 mils; shorter pads may cause poor solder joints, longer pads can be used but require more board area.
2. Solder pad width should be 25-30 mils.
3. The solder pads should extend a minimum of 10-15 mils past the outer edge of the PLCC leads. This provides a good solder fillet that will extend up the outer edge of the PLCC lead to yield a reliable solder joint that is easily inspected.
4. Footprints must be symmetrical. Solder pads on opposing sides should be of equal length and width. Solder pads on adjacent sides do not have to be of equal length and width.

This Application Report has illustrated that the 64K and 256K PLCC are compatible through proper footprint layout. Also several general footprint design rules were presented to help ensure solder joint integrity.

MOS Memory
Applications Engineering

High-Performance Memory Access with the TMS4161

The dual-port concept of the TMS4161 Multiport Video RAM eliminates the large bottleneck caused by display refresh overhead by dedicating a high-speed serial port to that requirement. This enhances performance by eliminating the need for processor access to share the random-access port with display refresh. The random-access port can also be configured with a system to provide enhanced system performance over a standard memory access cycle. This involves interleaving the display memory such that multiple CPU memory access cycles coincide with a single VRAM memory access cycle. This application report presents a method in which system timing generation supports the access of interleaved banks of display VRAMs.

Figure 1 exemplifies the memory configuration for a 1024×1024 resolution, four-plane graphics system. Memory mapping of the display requires 1024×1024 or 1M-bits of memory per plane or a total of 64 TMS4161 devices (16 in each of the four planes). Four pixel planes are utilized to enable 16 colors to be displayed on the screen simultaneously.

Four 16-bit parallel-to-serial shift registers are added externally to correspond to the four pixel planes. The serial port of the 16 TMS4161's feed into the 16-bit external shift register which will require a reload of the on-chip 256-bit shift register every 16×256 or every 4096 pixels (four scan lines). A TMS4161 shift register reload operation involves the transfer of a designated row of memory to the on-chip 256-bit shift register. This transfer operation is completed within a single memory cycle. In addition, the 256-bit shift register of the TMS4161 can be segmented into cascaded 64-bit increments by virtue of a selectable tap point. An alternate scheme to consider is to set the tap points on the internal 256-bit shift register of the 4161 to 64-bit increments. This allows an internal TMS4161 memory-to-shift-register transfer to occur on every scan line. With every scan line transfer, the tap point on the internal shift register will be set to the next sequential 64-bit tap point, and that section will be shifted out. Tap point utilization may serve to simplify graphics system design since memory transfer cycles will automatically occur after displaying every scan line.




Figure 1. High Performance Display Memory Block Diagram

When a memory access is attempted by the processor, all 64 memory devices will be accessed simultaneously due to the single \overline{RAS} decode signal (refer to Figure 1). The \overline{CAS} signals are then used to interleave memory access so that 16-bit (four bits from four planes corresponding to four pixels) data increments coincide with individual processor memory accesses. Four \overline{CAS} signals are generated from the control circuitry and correspond to the four banks of memory in Figure 1 ($\overline{CAS0}$ – $\overline{CAS3}$). As a result, four consecutive memory access cycles are required to obtain all 64 data bits from all 64 TMS4161 devices. The initial processor access ($\overline{CAS0}$) will have to accommodate a wait state to realize a full DRAM access period (assuming a high-performance processor in the 125 to 150 ns cycle time range). Subsequent memory accesses ($\overline{CAS1}$ – $\overline{CAS3}$), however, will approach the \overline{CAS} access time of the device since \overline{RAS} remains low and the minimum \overline{RAS} -to- \overline{CAS} delay has already been satisfied. The only contention problem that may arise is between a fast \overline{CAS} access of a successive access with the turnoff period (t_{OFF}) of the data from the preceding \overline{CAS} access. The possibility of this contention is eliminated due to $t_{CAS}(\min) > 35$ ns which is greater than $t_{OFF}(\max) < 20$ ns. This system performance criteria allows the use of a graphics

processor capable of a 125 to 150 ns cycle time because of the successive nature of the memory accesses. As mentioned previously, the first processor memory access will have to incorporate a wait state; however, subsequent accesses can operate at the processor cycle time. Figures 2 and 3 are the control signal schematic and control signal timing diagram for this implementation. In Figure 2, the first S175 quad D-type flip-flop enables the memory only with the first memory request from the processor. The subsequent three processor memory requests (generated from ALE) are used to latch data on the data bus as determined from the appropriate \overline{CAS} bank enable. Circuitry and timings in Figures 2 and 3 show only the VRAM memory access timings for clarification purposes; the final system will have to arbitrate between memory access and memory transfer operations. Note that the actual cycle time of the memories, including \overline{RAS} precharge periods, will be 640 ns (see Figure 3 where sixteen 40-ns clock cycles correspond to a complete memory cycle). The memory speed requirement corresponds to only the access time and not the cycle time since the memory banks are interleaved. A more practical implementation would allow for the number of memory access cycles to range from one to four to accommodate those




Figure 2. Control Logic Implementation of TMS4161 Banks




Figure 3. TMS4161 Control Timing Diagram

memory accesses which change only four pixel groups (software would be used to determine which one of four pixels to change). Peak performance will be achieved when memory is accessed in four processor memory cycle increments where average memory cycle time approaches the CAS access time. The utilization of delay lines or more optimized control signal generation could increase system performance at a greater implementation cost. Optimized control circuitry would allow timing edges to more closely align with actual memory and processor specifications to maximize performance.

The interleaved architecture offers a high performance memory access solution for those graphics system requiring:

1. The high-performance requirement of a high-resolution graphics or engineering work station (processor cycle time of 100-150 ns).

2. A high enough display resolution to require a large amount of memory. Specifically, the memory size must be large enough to establish a memory data path at least twofold the processor data bus width (i.e., 32-bit memory data path to a 16-bit processor).

High-performance microprocessor-based systems can take advantage of this scheme since the access time of the DRAM approaches that of the CAS access time instead of the total DRAM cycle time. In these applications, the TMS4161 VRAM devices can be configured to yield enhanced access performance through the random-access port while simultaneously shifting data out of the serial port.



Dual-Port Memory with High-Speed Serial Access

Ray Pinkham
Video Design Manager
MOS Memory Activity
Texas Instruments Incorporated
P. O. Box 1443
Houston, Texas 77001

SUMMARY

The demand for a friendlier user interface, versatility in displayed information, and color have made raster scanned bit-mapped graphics a viable and attractive approach to graphics. Traditionally, however, high resolution bit-mapped graphics systems have been cost prohibitive, owing greatly to the high cost of semiconductor memory and the system level cost of the support electronics needed to achieve the required video memory bandwidth. This paper describes a $64K \times 1$ dynamic RAM with an onchip 256-bit shift register and fast bulk data clear capability developed specifically for video applications. The RAM, designated the TMS4161 Multiport Memory, is intended to provide relief to the graphics system designer wishing to design a bit-mapped graphics system at a reasonable cost. It also provides attractive solutions for many non-video applications.

INTRODUCTION

Recently, there has been steady growth in the mid-to-high end arena of raster refreshed bit-mapped graphics displays, due largely to the growing demand for professional computers and work stations. Even the highest resolution displays found in CAD/CAM systems and flight simulators have turned

ed to bit-mapped architectures. In bit-mapped displays, each pixel on the display can be controlled individually and independently, providing the ultimate in versatility. The growing appeal of bit-mapped systems is due largely to demand for:

- Friendly user interface
- Mixing of text and graphics on a single screen at will
- Flexibility in the types of information which can be displayed such as windowing, priority planing, and variable text fonts.

Design Challenges for Bit-Mapped Displays

These attractive features inherent with a bit-mapped display have historically been achievable only at high cost. The amount of memory needed to describe each pixel on the display usually dominates the system costs. Furthermore, the memory must not only be fast enough to deliver the pixel information to the display with no screen flicker, but the CPU must have enough access to the display memory to update it and prevent very long screen redraw times. Figure 1 shows the square law relationship between screen resolution, memory requirements and video pixel scan rate necessary to maintain a flickerless display operating at 60 Hz in non-interlaced mode. It is clear that high resolution bit-mapped





Figure 1. Video Memory Size and Bandwidth Requirements Vs. Resolution Showing Three Basic Categories.



SOURCE: DIGITAL DESIGN
JULY 1982

Figure 2. Typical Color Graphics System Illustrating Basic Blocks. Crucial to Such a Design are the CPU to Memory and Memory to Video Bandwidth

graphics systems are very memory intensive. In very high resolution systems (greater than $1K \times 1K$) incorporating color, the memory system alone, including shift registers, FIFOs multiplexers, and buffers, can represent 50% of the total graphics system cost. Previously, the high cost of the semiconductor memory chips themselves has limited the use of bit-mapped architectures. Furthermore, video memory bandwidth is often a limiting factor that the display system designer must consider. Obtaining memory chips with low cost-per-bit and high data rates has proven to be a burdensome task. Specifically, the architectures of high density dynamic RAMs have not until now been optimized for video applications.

Figure 2 illustrates a typical graphics system implementation. The key bandwidth requirements are twofold. First, the video display information contained in the bit-map memory must be transferred to the display on every vertical scan. Using available dynamic RAMs (typically 300 ns cycle time), this requires very wide (60 to 120 bit) data buses loaded in parallel into high speed TTL or ECL shift registers operating at the dot clock rate. Second, the graphics processor must be able to access the display memory often enough to keep it updated and not be locked out by the video memory controller which must keep the display refreshed.

Figure 3 shows a block diagram for a $1K \times 1K$ black and

white display system. To maintain a 60 Hz refresh rate requires a 12 ns dot clock rate assuming horizontal and vertical retrace times of $3.6 \mu s$ and $0.4 ms$ respectively. To achieve this data rate using conventional DRAMs with 300 ns cycle times requires a data bus of 32 bits or 32 $16K \times 1$ dynamic RAMs, assuming that the processor is completely locked out during active scan. Typically, the processor will share access to the memory with the video controller on a fifty-fifty basis. That is, the video will have access on one cycle, the processor on the next, and so on. This doubles the necessary data bus width which means that all 64 chips necessary to hold the $1K \times 1K$ display ($64 \times 16K = 1K \times 1K = 1$ megabit) will be brought out in parallel and loaded into a 64-bit shift register operating at the dot clock rate. In addition, arbitration logic must be included to determine whether the CPU or the video refresh has control of the display memory at any given time. Tristate buffers under the control of the arbiter connect the address and data buses to either the CPU or the video. Lastly, the wide video data bus creates a mismatch to the (typical) 16-bit data bus from the CPU, necessitating a bank decode of 16 bits from the CPU selected onto 16 of the 64 video data lines. Use of $16K \times 4$ dynamic RAMs which have become available recently⁽¹⁾ provides some relief to the chip count problem. They reduce the DRAM chip count from 64 to only 16. They do not, however, provide any improvement with respect to reducing bus widths, eliminating support circuits, or




Figure 3. A 1K x 1K Black and White Graphics System Implemented with 16K x 1 Dynamic RAMs.




Figure 4. A 1K x 1K Black and White Graphics System Implemented with Multiport Memories.

increasing the available bandwidth between the memory and the graphics processor.

Clearly, a graphics system such as this one could be vastly improved in terms of cost and performance by: 1) decoupling the video data bus from the CPU side of the video memory, allowing simultaneous access to memory by the video and the CPU, and 2) integrating the high-speed support circuits onto the memory chips themselves.

Overview and Description of the TMS4161

The display refresh function in raster scanned bit-mapped systems is very regular. Therefore, rather than simply trying to build a faster DRAM, a new architecture concept for memory devices has been developed. The Multiport Memory interfaces a high-speed 64K DRAM to an internal 256-bit dynamic shift register. This gives the device, the TMS4161, a unique dual-port-like architecture that eliminates memory contention problems and reduces the hardware complexity of bit-mapped raster scanned displays.

To lend some perspective as to what the Multiport Memory can provide, Figure 4 illustrates the same 1K x 1K black and white graphics display system implemented using TMS4161 memory chips. The arbitration logic has been significantly reduced since the CPU has total access to the video memory during active scan. This also eliminates the need for large buffer/driver circuits. Also, since the serial ports of the memory chips can operate at speeds up to 40 ns without sharing access to the memory with the CPU, the 64-bit data bus can be reduced to 16 bits and still provide the necessary bandwidth to the video. Thus the CPU data bus width has been matched to the video bus and no bank decode is necessary. Lastly, the refresh counter can, in many applications, be eliminated or at least combined into the refresh circuits needed to refresh non-video system DRAM used to store graphics commands, display lists, etc. The TMS4161 would typically boast a reduction of 72 chips (48 memory and 24 logic) versus the system implemented with 16K x 1 DRAMs. Versus the system implemented with the 16K x 4 chips, the main chip reduction comes from the 24 logic chips.

Figure 5 illustrates a block diagram of the TMS4161 showing all address, data, and control signals used for both normal DRAM (random) operation and sequential operation. The $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, and $\text{R}/\overline{\text{W}}$ control signals; the 8-bit multiplexed row and column address inputs; and the random data-in (D) and data-out (Q) pins provide the same interface to the DRAM portion of the Multiport Memory as for normal $64\text{K} \times 1$ DRAMs. In addition, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{R}/\overline{\text{W}}}$, and the address inputs provide information to the Multiport Memory during transfer operations in which 256 bits of information contained in one row of the memory array is transferred in parallel into the 256-bit shift register in one 260 ns $\overline{\text{RAS}}$ cycle time.


Five additional pin functions have been added to control the serial ports. The serial input (SIN) and serial output (SOUT) deliver data to and receive data from the on chip register respectively. The serial output enable (SOE) pin is useful when multiplexing more than one video source into the same video circuitry. When SOE is low, the serial output is in a low-impedance state and data can be shifted out of the register. When SOE is high, the serial output is placed into a high-impedance state. The serial clock signal (SCLK) is the clock needed to shift data along the shift register. It is analogous to the clock input to 256 D flip-flops cascaded D to Q. The $\overline{\text{TR}}/\overline{\text{QE}}$ pin serves two functions. First, it controls whether or not data is to be transferred between the shift register and the memory array during $\overline{\text{RAS}}$

low. Second, it serves as an output enable of the normal random output after $\overline{\text{CAS}}$ goes low during random mode memory accesses. This makes it possible to multiplex address and data information onto the same bus.

The TMS4161 has three basic modes of operation:

1. Read from or write to the memory array via the Q and D ports.
2. Read from or write to the shift register via SOUT and SIN.
3. Transfer 256 bits of data between the shift register and the memory array.

Items 1 and 2, previously mentioned, can be performed simultaneously in the TMS4161. Since the shift register is disconnected from the memory array except when $\overline{\text{TR}}/\overline{\text{QE}}$ is latched low on $\overline{\text{RAS}}$ falling, the data in the register can be shifted in and out under control of the SCLK pin while normal DRAM reads and writes are taking place. The transfer of 256 bits between the register and the array can take place in either direction. That is, the memory array can be written to by transferring 256 bits into one of the memory rows or the memory array can be read from by transferring the contents of one of the memory rows into the shift register. This feature makes it possible to write a fixed row pattern to the entire memory array in just 256 cycles. This is particularly useful in double frame buffered systems in which



- DUAL PORT MEMORY — ONE PARALLEL (A LA 4164), ONE SERIAL (25 MHz)
- MODES OF OPERATION
 - READ/WRITE THE $64\text{K} \times 1$ ARRAY VIA THE D AND Q PORT (150 ns ACCESS)
 - READ/WRITE THE 256-BIT SHIFT REGISTER VIA SERIAL PORTS (25 MHz/40 ns BIT RATE)
 - TRANSFER 256 BITS FROM ARRAY TO SHIFT REGISTER AND VICE VERSA

Figure 5. Block Diagram of the TMS4161 Multiport Memory

the contents of one frame buffer must be cleared while the other is being displayed. This feature also allows re-ordering of the memory rows which is useful for scrolling operations.

Figure 6 shows the internal architecture of the TMS4161. The 256-bit shift register is divided into two sections. The top section contains the even numbered shift register locations and the bottom section contains the odd numbered shift register locations. The two sections are interfaced to interleaved buffer circuits at the SIN and SOUT ports to deliver the register data in the proper sequence. This has been made necessary since the shift register bit, which contains six transistors, cannot be laid out in the same area as the normal dynamic RAM storage cell which contains one transistor and one capacitor. Thus, the register bit consumes the pitch of two DRAM cells.

A key feature of the TMS4161 is its segmented register architecture. The 256-bit shift register has been optimized to provide for interlaced as well as non-interlaced displays by segmenting the register into four cascaded sections. The shift register is organized as a single 256-bit shift register that can be selectively tapped every 64 bits. A two-bit code, entered onto A6 and A7 instead of a column address during a shift register transfer cycle, is used to select the one-of-four tap points. For example, if the two bits are binary 00, the entire shift register of 256 bits can be shifted out in order. If the two bits are binary 01, then 192 bits starting at bit 64 can be shifted out in order. If the two bits are binary 10, then 128 bits starting at bit 128 can be shifted out in order. A binary 11 allows 64 bits starting at bit 192 to be shifted out. All bits are shifted out least-significant bit first, most-

significant bit last with respect to the random access column address.

Consider a 1K x 1K graphics system similar to Figure 4 but using an interlaced display. In each horizontal row, 1024 pixels must be scanned. Using 16 Multiport Memory chips, this means that each chip will contain a bit of data for 64 pixels on each line. Furthermore, each time that the shift registers of the TMS4161's are loaded, the registers will contain 64 bits of information corresponding to pixels on four consecutive (adjacent) scan lines, with segment 00 being the topmost of the four scan lines and segment 11 being the bottommost of the four lines (CRT scans top to bottom). In interlaced systems, the CRT first traces out the even numbered scan lines (even field) and then the odd numbered scan lines (odd field) for every vertical scan. To start the display at scan line 0 of the even field, the register is loaded and A6 and A7 are set to 00 on the falling edge of $\overline{\text{CAS}}$, selecting the 00 tap point and the 64 bits in segment 00 are shifted out to the display. Since scan line 2 is needed next, the same row of 256 bits is reloaded into the shift register and segment (tap point) 10 is selected, skipping over the bits in segment 01 representing line 1. All other scan lines in the even field are put on the screen using the same procedure. After vertical retrace, the odd numbered lines are filled in by setting the tap point to 01 and then 11 during the register loads and shifting the data out.

Once the tap point is selected during a register load operation, that tap point will remain selected until $\overline{\text{CAS}}$ goes low during the next register load operation. Thus, for non-interlaced systems, the code 00 can be applied to A6 and




Figure 6. Block Diagram of the TMS4161 Showing Segmented Register Architecture.

A7 during the first transfer operation. Subsequently $\overline{\text{CAS}}$ can remain high during all future transfer operations and the 00 tap point will remain selected. The tap-point code is stored in static latches and will remain valid as long as power is supplied to the chip.

Figure 7 shows a timing diagram for a memory-to-register load operation followed by simultaneous and asynchronous operation of a random mode write cycle (e.g., CPU writing to video memory) and serial shift out of the register (to the video circuitry). The first bit out of the shift register is triggered off the rising edge of $\overline{\text{RAS}}$. All subsequent 255 bits are propagated through the register off the rising edge of SCLK. To simplify designs in which non-video DRAM is contained in the same address space as the video DRAM, the TMS4161 Multiport Memory has been designed to be spec compatible with industry standard 64K \times 1 dynamic RAMs.

Graphics Applications of the TMS4161

Figure 8 shows a basic block diagram of a 1K \times 1K black and white graphics system similar to that described in Figure 4. The 16-bit CPU operates on 16 pixels at once and the pixels have a regular one-to-one correspondence with the

physical memory locations. The 16-bit data bus feeds directly into the D and Q ports of the Multiport Memories. The serial output ports of the 16 memory chips feed in parallel to an external 16-bit shift register which operates at the 12 ns dot clock rate determined earlier. The TMS4161 internal shift registers need only operate at one-sixteenth of the frequency of the video dot rate, or 192 ns, well within their minimum clock period of 40 ns.

The design simplicity inherent with the TMS4161 is illustrated in Figure 9, which shows the same 16 Multiport Memory chips configured into a 512 \times 512 pixel display system with four bits per pixel giving 16 possible colors. The memory is organized into four color planes, each 512 \times 512. Four memory chips are used for each color plane. Here the wiring of the CPU data bus onto the memory D and Q ports is slightly different. In this application the pixel information is read across the four color planes. That is, the CPU operates on four pixels at once and the computer word contains all four bits of information describing each of the four pixels as shown. The external 16-bit shift register is divided into four 4-bit registers each of which will supply one bit of information (corresponding to a single pixel) to a color look-up table on each dot clock cycle. It is interesting




Figure 7. Timing Diagram of TMS4161 Register Load Followed by Simultaneous Serial and Random Mode Access.




Figure 8. Memory Configuration of a 1K x 1K Black and White Graphics Showing Pixel-Data Relationship and Data Bus Configuration.




Figure 9. Memory Configuration of a 512 x 512 Graphics Featuring Four Bits Per Pixel. The Memory Timing of the TMS4161 Serial Ports is the same as the Black and White System in Figure 8.

to note that even though the internal shift registers of the TMS4161's must now operate at one-fourth the frequency of the external registers rather than one-sixteenth the frequency as in the previous case, there are only one-fourth as many pixels to display so the shift rate of the Multiport Memory shift registers remains 192 ns, exactly like the previous case. In fact, regardless of screen resolution and number of color planes, the shift rate required of the TMS4161 shift registers remains relatively constant. This points to a key plus in utilizing the TMS4161: design flexibility.

Non-Video Applications of the TMS4161

The serial input port of the TMS4161 significantly enhances the chip's usefulness in both video and non-video applications. For example, it can be used to load in a video data stream in an image processor application such as charge coupled device (CCD) imagers. Non-video applications which could benefit from such a device include main memory in high-speed memory systems whereby the dual-access nature of the device facilitates disc to main memory and main memory to cache memory bulk data transfers. Tag-bit processing is greatly simplified with a substantial increase in performance. The tag bits of a data word in a computer

system are read from TMS4161 memory chips and thus can be quickly set and cleared sequentially as well as be completely cleared using the fast clear feature described earlier. This can be useful in virtual memory systems when keeping track of available physical memory space. Network communications is also an attractive application area for the TMS4161. Whether collision detection or token ring based, 10 MHz serial data transmissions can be handled easily using the serial ports of the TMS4161 while its memory array is being accessed.

CONCLUSION

The decreasing cost-per-bit of dynamic RAM coupled with an advanced memory architecture will provide both a cost reduction and a performance enhancement to today's bit-mapped graphics systems. By providing asynchronous random and serial ports and integrating the necessary support electronics, the TMS4161 promises to provide unprecedented design simplicity in today's systems. The TMS4161 is also well suited for a variety of non-video applications, providing performance enhancements and design simplicity here as well.

REFERENCES

1. Peyton M. Cole, David W. Gulley, and Lionel White, "Wide-Word Memory Chips Spur New μ P Applications", Electronic Design, Hayden: 1981.

Topological Structure of the TMS4161 Multiport Video RAM

In many applications, there will be a need to analyze the architecture of the TMS4161 Multiport Video RAM to confirm proper operation. The purpose of this application report is to define the internal architecture and function of the TMS4161 as they relate to its operation. In this manner, the memory array and shift register of the TMS4161 can be tested properly to guarantee device adherence to application requirements.

INTERNAL ADDRESS WEIGHTINGS

Sixteen address bits are needed to decode one of 65,536 memory locations in the memory array. The multiplexed addressing scheme provides for RAS (Row Address Strobe) to latch 8 row addresses, and CAS (Column Address Strobe) to latch 8 column addresses. A 256-bit shift register is integrated onto the TMS4161 to add an additional port for data access in a serial mode. The external pin address names correspond directly to the internal address weights of the memory array (i.e., RA7 has addressing weight of 2⁷) as indicated by Table I.

Table I. Internal Address Weightings

Desired Row or Column Address	Weight	TMS4161	
		Pin Name	Pin Number
(MSB) RA7,CA7	2 ⁷	A7	11
RA6,CA6	2 ⁶	A6	7
RA5,CA5	2 ⁵	A5	8
RA4,CA4	2 ⁴	A4	9
RA3,CA3	2 ³	A3	12
RA2,CA2	2 ²	A2	13
RA1,CA1	2 ¹	A1	14
(LSB) RA0,CA0	2 ⁰	A0	15

ARRAY TOPOLOGY

The same memory array layout is utilized with the TMS4161 as with the 64K × 1, TMS4164 DRAM (See Application Note MM4164A9 for further information concerning the TMS4164 topology). Translation from the pinout of the TMS4161 to the memory array topology is represented by Figures 1(a) through 1(d). The algorithms for determining near and nearest neighbors to a monitored memory cell are summarized in Tables II and III with (R,C) representing the cell location where R = row address and C = column address.

Table II. Near and Nearest Neighbors if Row and Column Addresses are Either Both Even or Both Odd

Row Address	Nearest Neighbors	Near Neighbors
≤ 7F	R-2, C+1	R-2, C+0
	R+0, C+1	R+2, C+0
≥ 80		R-1, C+2
	R-2, C-1	R-2, C+0
	R+0, C-1	R+2, C+0
		R-1, C-2

Table III. Near and Nearest Neighbors if Row and Column Addresses are Neither Both Even or Both Odd

Row Address	Nearest Neighbors	Near Neighbors
≤ 7F	R+0, C-1	R-2, C+0
	R+2, C-1	R+2, C+0
		R+1, C-2
≥ 80	R+0, C+1	R-2, C+0
	R+2, C+1	R+2, C+0
		R+1, C+2

INTERNAL DATA INVERSION

Note that the algorithm changes for each half of the array due to the fact that the top half is laid out as the mirror image of the bottom half. Data in the top half of the array is stored in inverted form while data in the lower half is stored in true form. This internal data inversion is transparent to the user; however, for generation of specific patterns, this data inversion must be taken into account. Row address bit seven selects between the upper and lower memory arrays, thus the circuit shown in Figure 2 may be used to compensate for this internal data inversion. This allows data written in and read out to be the same polarity as the data stored in the addressed memory cell.

MEMORY ARRAY ACCESS

During an access cycle, 256 column locations are enabled by RAS (corresponding to the selected row). Four of these 256 column locations are then decoded from CA0-CA5 after the addresses are latched by CAS. The four column locations are then decoded by the least significant column address bits (CA0 and CA1) selecting a single bit to be read




Figure 1a. TMS4161 Pinout




Figure 1b. Array Organization




Figure 1c. TMS4161 Array Bit Map




Figure 1d. Upper and Lower Array Cell Topology

Figure 1(a) shows the chip pinout, Figure 1(b) is a closeup of the array, Figure 1(c) shows the bit map for the rows and columns, and Figure 1(d) is a closeup of the cell topology in the array.




Figure 2. Circuit for Compensation of Internal Data Inversion

or written through the one-of-four data input/output selector (see Figure 3). As a result, the four internally accessed memory locations are obtained from four adjacent columns of a single accessed row. An algorithm can be developed which will calculate the other three accessed memory locations based on the position of the intended memory location in the array. This algorithm is shown in Table IV assuming the memory location (R,C) as the base location.

Table IV. Algorithm for Determination of Additional Accessed Memory Locations

Column Address		Additional Accessed Memory Locations		
CA7	CA6			
0	0	R+0, C+1	R+0, C+2	R+0, C+3
0	1	R+0, C-1	R+0, C+1	R+0, C+2
1	0	R+0, C-2	R+0, C-1	R+0, C+1
1	1	R+0, C-3	R+0, C-2	R+0, C-1

The algorithms can be useful in verifying that the one-of-four data input/output select function is operating correctly on the device.

SHIFT REGISTER FUNCTION

The significant difference between the TMS4164, 64K x 1 DRAM, and the TMS4161, Multiport Video RAM, is the addition of the 256-bit shift register on the TMS4161. Important tests to evaluate are the transfer of data from a




Figure 3. TMS4161 Functional Block Diagram

memory row to the shift register and from the shift register to a memory row. These transfers are easily verified since the column address of an individual data bit in the memory row to be transferred corresponds to the same position number of the shift register. For example, the data stored in column address 127 of the row being transferred will be written to position 127 of the shift register. As a result, the data obtained from the serial stream of the shift register will correspond, one for one, to the row of memory that was transferred. In a similar fashion, serial data can be input to the shift register position 255 by the SIN input. Subsequent shift clocks to the shift register will move the data from the most significant shift register bit to the least significant bit. When fully shifted (256 clocks), the data in the shift register can be transferred to the array and will correspond to that row of memory as if that row had been sequentially written in random access mode. For additional information concerning the testing of the TMS4161, refer to the "Testing Philosophy for the TMS4161" Application Report.

SHIFT REGISTER ARCHITECTURE

Figure 3 is a functional block diagram of the TMS4161, Multiport Video RAM (VRAM), and Figure 4 is a block diagram of the shift register and control circuitry of the VRAM. The shift register is actually subdivided into two sections; the sections correspond to the odd and even column locations, respectively, of the memory row to be transferred. As shown in Figure 4, the even shift register is physically located adjacent to the top half of the array, while the odd shift register is adjacent to the bottom half of the array. The two shift register sections are interleaved to yield the sequential output of the memory row; the interleaving is done synchronously with the register shift clock and automatically selects the even shift register bit for the initial output of the shift register. This is accomplished transparent to the external device operation. For those operations where the shift register is to be loaded serially from the SIN input, a dummy transfer must first be made for initialization purposes (either to or from the shift register). This serves to properly




Figure 4. TMS4161 Shift Register and Control Block Diagram

set up the serial input sequence from the input multiplexer so that the even bit shift register will be loaded first. Subsequent serial input (from SIN) will switch between the two shift registers to achieve the proper input sequence.

SHIFT REGISTER TAP POINTS

The shift register is divided into four cascaded 64-bit shift registers segments based on the select function which is decoded by the two most significant column address bits. Tap points are set up along the 256-bit shift register at 64-bit increments. This allows the shift register to be tapped at less than 256 bits for those applications that may demand register addressability down to 64 bits. Table V illustrates the column addresses needed to select the desired tap point in the shift register.

Table V. Shift Register Tap Points

Column Address		Shift Register Position	Total Available S.R. Bits	Corresponding Column Location
CA7	CA6			
0	0	0	256	C0-C255
0	1	64	192	C64-C255
1	0	128	128	C128-C255
1	1	192	64	C192-C255

These tap points for the shift register are applicable only to the output of the shift register (SOUT); data into the shift register (SIN) is always shifted into position 255 (column bit 255) and shifts toward position 0 (column bit 0).

SUMMARY

With multiprocessor and dual-ported applications becoming very commonplace, the added features of the TMS4161 Multiport Video RAM make it an excellent choice to eliminate the bottlenecks that have previously occurred in accessing system memory. To ensure proper system performance of the TMS4161, the previous discussion has described the topological structure of the device and how it corresponds with device functionality. As a result, test algorithms can be configured which will comprehend a worst case system condition and ensure proper device operation. Texas Instruments is committed to the production of only the most reliable components, and will continue to supply the engineer with the necessary tools and support so that the components that are used will conform to his or her system and design requirements.

An Introduction to the TMS4256 and TMS4257

MOS Memory Applications Engineering

INTRODUCTION

As applications utilizing dynamic RAM's have increased, the need for a flexible DRAM has also increased. The TMS4256 and TMS4257 expand this flexibility with the advent of the latest generation, 256K dynamic RAM devices. The TMS4256 is the page-mode version while the TMS4257 is the nibble-mode version of the 256K \times 1 dynamic RAM's offered by Texas Instruments. The purpose of this application report is to guide the prospective DRAM user in the operation of the TMS4256 and TMS4257 to take full advantage of the device potential. Many of the same design and production techniques from the 64K DRAM generation are utilized with the 256K generation; however, there are important differences.

ARCHITECTURE

A primary consideration in the design and development

of the 256K architecture was to retain the same refresh scheme as the previous 64K generation. Refresh for the 256K DRAM is accomplished by supplying 256 refresh cycles in a 4 ms-period. The memory array can be visualized as a matrix of 256 rows by 1024 columns which has been split into two arrays of 256 rows by 512 columns for the upper and lower halves of memory — the two halves actually mirror each other. A single refresh cycle causes a row in both upper and lower arrays to be refreshed. When a memory read or write is performed on the memory array, there are actually four memory locations that will be enabled. External to the memory array is a one-of-four selection function where one out of the four memory locations enabled from the memory array will be selected by decoding row address bit 8 and column address bit 8. As a result, a single data bit is placed at the Q output during a memory read, or a single memory location is enabled for writing the data bit D during a memory write. This architecture lends itself very easily to either nibble mode or $\times 4$ arrangements.




Figure 1. TMS4256/TMS4257 Functional Block Diagram

DEVICE ENHANCEMENTS

Several product improvements have been integrated into the TMS4256 and TMS4257 to enhance both performance of the device and user flexibility.

SUBSTRATE PUMPS

Internally, substrate pumps have been designed to minimize the effect of control signal undershoot. Compensation circuitry is utilized to minimize fluctuations in the substrate voltage. From the device point of view, the overall result of the substrate pump is the reduction of the charge injection of minority carriers into memory cell storage capacitors and periphery circuitry. From the system point of view, it provides the designer extra margin in minimizing the effects of excessive undershoot in the system and improving the overall performance of the system.

FOLDED METAL BIT LINES

Two important changes were implemented with the 256K device bit lines which improve both device noise immunity and performance. Aluminum (metal) bit lines are utilized in the TMS4256 and TMS4257 where diffused bit lines were used in previous generation devices. The capacitive loading of a metal bit line is significantly less than

for a diffused bit line. The folded bit line approach makes use of excellent common mode noise rejection to minimize the effects of noise on the sensing margins. Approximately the same noise levels will be experienced by two bit lines that are input to the differential sense amplifier because they are physically close and parallel to one another. Since a differential sensing scheme is used, any common noise has little effect on the sense amplifier.

POLYCIDIC WORD LINES

The TMS4256 and TMS4257 utilize polycide film for the word lines for enhanced device speed. Polycide is a polysilicon material which has been sputtered with a metal for the purpose of signal propagation enhancement. The relative resistance of the polycide material is a factor of ten less than that of polysilicon. As a result, reduced signal delay is achieved through the word lines without the complexity and cost of a double-metal process (metal bit line and metal word line). Architectural analysis for the 256K revealed a higher performance device would be achieved with the utilization of metal bit lines instead of metal word lines. The use of polycide word lines with its metal-like properties, became the obvious approach to achieve the fast access times necessary to accommodate required system performance.




Figure 2. Folded Bit Line and Shared Dummy Cell Concept

SHARED FULL-SIZE DUMMY CELLS

A dummy cell is used as one input to the differential sense amplifier with the accessed memory cell being the other input. Typically, the charge from the dummy cell will create a differential voltage across the sense amplifier to distinguish between logic "1" and logic "0" of the memory cell. With the use of dummy cells that were only half the normal memory cell size (previous generation DRAM's), slight process deviations or marginalities would cause a larger performance degradation on the dummy cell than the memory cells (the net area reduction due to process variation depends directly on the perimeter of the cell). Figure 3 shows the relative effect of a 0.25 micron process deviation on both a full and half size cell. The TMS4256 and TMS4257 employ a full size dummy cell which is shared by the two columns enabled during a normal memory access cycle (see Figure 2). Recall that two rows and two columns are actually enabled in the memory array when memory read or write cycles are implemented. The overall charge distribution with respect to each bit line will be the same as with the half size dummy cell; however, process deviation effects on sense amplifier performance will be minimized. The relative voltage differential between a dummy and memory cell will remain the same despite minor process deviations.

REDUNDANCY

Redundancy is the technique of replacing initially defective memory locations with spare rows or columns. Redundancy has been implemented by adding two additional rows for each 64K section of the 256K DRAM (8 total), and four total additional columns. When defective memory locations

are encountered on a chip during probe, one of the additional rows or columns will be physically enabled to replace the defective memory location(s) – this is accomplished by laser repair technology. This will be totally transparent to the device user, thus he will not notice a change in either performance or reliability of the part. Use of redundancy for the 256K generation enhances probe yield, especially in the early production life; this translates to lower device cost to the DRAM user.

MULTIPLEXED SENSE AMPLIFIERS

An important parameter to examine in judging a dynamic RAM's sensing capability is the capacitance ratio of the bit lines to the memory cell. Ideally, the full storage voltage of a memory cell should appear on the sense amplifier input; however, this is not practical since the input to the sense amplifier is composed of a capacitive network. The objective then is to minimize the ratio of the bit line capacitance to the memory cell capacitance in order to minimize the voltage loss and time delay of a signal enroute from a memory cell to the sense amplifier input. The multiplexed scheme allows the sense amplifier to be placed in the middle of the bit line instead of at either end, allowing selection to occur in only half of the bit line as determined by row address bit 7. Only the half of the bit line selected at any given time will contribute to the capacitive loading on the selected cell. Consequently, the voltage loss and time delay of a memory cell signal will be half as much with the multiplexed sense amplifier architecture. The bit line to memory cell capacitance ratio for 256K generation devices is approximately 8:1.




Figure 3. Process Deviation Effects on Dummy Cells

SHARED COLUMN DECODERS

In order to conserve silicon real estate, multiplexed column decoders are utilized with the 256K devices. Figure 1 shows how the column decoders are located down the middle of the device. Each column decoder corresponds to two sense amplifiers in both the upper and lower half of the memory array, which necessitates only 256 column decoders. Eight column addresses are needed to decode one of 256 column decoders. Each decoder selects four data bits from four columns to be sent to the periphery where row and column bit 8 is used to select one of the four bits. The resultant four columns are decoded outside of the memory array (see paragraph on Architecture).

CONTROL SIGNALS USED

In order to take advantage of the relative functional and space saving attributes of dynamic RAM's, necessary control signal implementation must be considered. These control signals follow along the line of standard DRAM control signal implementation.

ADDRESSES (A0-A8), $\overline{\text{RAS}}$, $\overline{\text{CAS}}$

Eighteen address bits are necessary to decode one of 262,144 different memory locations. Since minimizing the pin count on a dynamic RAM is essential, the eighteen address lines are multiplexed. The architecture of the TMS4256 and TMS4257 can be visualized externally as a 512 row \times 512 column memory cell matrix. Operating together with the row and column addresses will be the row address strobe ($\overline{\text{RAS}}$) and column address strobe ($\overline{\text{CAS}}$) signals, respectively. Initially, $\overline{\text{RAS}}$ will select one of 512 rows from the nine row addresses presented at the DRAM address inputs. A multiplex (MUX) signal must be generated within the system in addition to $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ in order to cause multiplexing circuitry to switch from row to column ad-

resses at the DRAM address inputs. A typical system will employ a shift register or delay line in generating $\overline{\text{RAS}}$, MUX, and $\overline{\text{CAS}}$ which will be synchronized by a system clock. It is important that generation of these control signals be synchronized with the host system to optimize the memory performance within the system.

WRITE ENABLE ($\overline{\text{W}}$)

A read or write function is determined by a high or low state, respectively, of the write enable signal ($\overline{\text{W}}$). $\overline{\text{W}}$ will be generated by the host controller directly or through some decoding circuitry to the DRAM memory. The way in which it will appear at the DRAM $\overline{\text{W}}$ input will depend on the type of memory cycle to be utilized with the dynamic memory. It is necessary that the generation of $\overline{\text{W}}$ be coordinated with other control signal generation to accommodate the TMS4256 and TMS4257 memory cycle specifications.

Various combinations of these basic operational signals give the TMS4256 and TMS4257 the flexibility to adapt to different modes of operation.

AVAILABLE MEMORY CYCLE TYPES

READ CYCLE (REFERENCE FIGURE 4)

A read cycle will be utilized at a point in a host controller instruction sequence where external memory is required. The condition which dictates a read cycle is to have $\overline{\text{W}}$ high for a specified setup time before the falling edge of $\overline{\text{CAS}}$ (t_{RCS}). Valid data will be available at the DRAM Q output after a specified maximum period of time following $\overline{\text{CAS}}$ low (t_{CAC}) and $\overline{\text{RAS}}$ low (t_{RAC}). $\overline{\text{W}}$ must be kept high until after both $\overline{\text{CAS}}$ and $\overline{\text{RAS}}$ return to high states. Data at output Q will remain valid for a maximum period of t_{OFF} following the rising edge of $\overline{\text{CAS}}$ before Q will go into a high-impedance condition.




Figure 4. Read Cycle Timing

EARLY WRITE CYCLE (REFERENCE FIGURE 5)

Early write describes a write cycle where \overline{W} is taken low a minimum time period (t_{WCS}) before \overline{CAS} goes low. Valid data must be available before the falling edge of \overline{CAS} (t_{DS}), and is latched by \overline{CAS} at the D input. An important attribute of an early write cycle is that a high-impedance Q output is guaranteed. This will allow the user to connect both D and Q together without the utilization of three-state buffers for output control. A possible complication may arise in using a controller with a multiplexed address/data bus. Valid data will not be present on the address and data bus for a specified delay period following address latching; so \overline{CAS} going low will be forced to wait for valid data before latching it. The \overline{CAS} low period will still have to be satisfied which may cause the early write cycle to be longer than the corresponding implementation of a write cycle.

WRITE CYCLE (REFERENCE FIGURE 6)

A write cycle will be instituted at a point in the instruction sequence of a host controller when data is to be stored in external memory (DRAM in this case). Invalid data will

be present on the DRAM Q output since the pre-condition of output three-state (t_{WCS} in the early write cycle) was not met. However, the Q output will not be utilized during a write cycle so valid data is not necessary at Q. A problem arises with the implementation of a bidirectional data bus where contention will occur between invalid data present at Q and valid data available at D. If bidirectional data lines are required, an external set of three-state buffers will be necessary to prohibit bus contention between input and output lines of the DRAM during a write cycle. A standard write cycle will have \overline{W} going low following \overline{CAS} – the data must be valid before \overline{W} goes low. In addition, the minimum specified \overline{CAS} low to \overline{W} high hold time (t_{WCH}) is important in order to guarantee sufficient time to write data to the addressed memory location. Closely related to this are the requirements for minimum \overline{W} low to \overline{RAS} high (t_{RWL}) and \overline{W} low to \overline{CAS} high (t_{CWL}). A write cycle will typically be used with a system with multiplexed address and data lines where data does not become valid for some delay period following address latching. Also, the system may require \overline{CAS} to go low as soon as possible in order to comprehend the minimum




Figure 5. Early Write Cycle Timing




Figure 6. Write Cycle Timing

specified $\overline{\text{CAS}}$ low time — data may not be set up by this point which will prohibit an early write cycle.

READ-MODIFY-WRITE CYCLE (REFERENCE FIGURE 7)

For those applications which require a specific memory location to be read and written to in the same memory cycle, a read-modify-write cycle will be the most efficient cycle. $\overline{\text{W}}$ must be high a specified setup time before the falling edge of $\overline{\text{CAS}}$ to ensure that the memory location will be read. Recall that this is the same procedure as with a standard read cycle; so valid data will appear at the output Q a maximum t_{CAC} time from the falling edge of $\overline{\text{CAS}}$. A read-modify-write cycle can be instituted by bringing $\overline{\text{W}}$ low after a minimum time from the falling edge of $\overline{\text{CAS}}$ (t_{CWD}). This minimum time will guarantee sufficient time for the data located at the accessed memory location to be enabled and sensed during the read part of the cycle. The low edge of $\overline{\text{W}}$ will latch valid input data on the data bus to the D input of the DRAM. Subsequently, satisfying minimum periods for t_{CWL} and t_{RWL} will ensure that valid data at the D input will properly be written to the specified memory location. If a bidirectional data bus is to be utilized, three-state

buffers will be necessary to ensure no contention on the data bus between input and output data of the DRAM. Any type of application where memory must be read and manipulated quickly may utilize read-modify-write cycles.

PAGE MODE (REFERENCE FIGURE 8)

Page mode is an optional mode, designated by TMS4256, which allows the user to generate numerous memory accesses with only a single RAS low edge. It is important to note that these accesses will occur only along the same row and will require subsequent $\overline{\text{CAS}}$ pulses to coincide with new column addresses. After a particular row is latched by the RAS low signal, $\overline{\text{CAS}}$ will latch individual memory locations as it accesses various column locations within the latched row. It is necessary to provide a different column address for every memory location that is desired. In this manner, page mode can be utilized in an accelerated access of nonsuccessive memory locations if the application demands it. The RAS low maximum specification (10.0 μs) is the limiting factor here and will allow approximately 64 read or write cycles, or 42 read-modify-write cycles before $\overline{\text{RAS}}$ must be taken high to satisfy DRAM precharge requirements (— 150 ns devices). Page mode memory access




Figure 7. Read-Modify-Write Cycle Timing




Figure 8. Page Mode R-M-W Cycle Timing

can be instituted for memory read, write, or read-modify-write cycles.

NIBBLE MODE (REFERENCE FIGURE 9)

A nibble mode cycle is a cycle where up to four successive bits are read from or written to memory in an accelerated manner over conventional cycles. The TMS4257 incorporates circuitry providing nibble mode operation. All preconditions for read, write, and read-modify-write cycles hold true with nibble mode as well. Only the initial memory address needs to be presented to the DRAM for proper nibble mode operation. $\overline{\text{RAS}}$ will stay low for the complete memory operation, while $\overline{\text{CAS}}$ is toggled up to four times to drive the desired memory cycle functions. If CAS continues to be toggled past four times, the same four bits will be recycled in a modular fashion. Note that only the initial column address is needed since the other three bits are linked to the first one.

NIBBLE MODE VS. PAGE MODE COMPARISON

Following examination of differences between page mode and nibble mode operation, the design engineer must decide which option will best suit his application. Basically, three factors need to be analyzed:

1. The relative performance improvement of one option over the other,
2. The required additional hardware to implement one option over the other, and
3. The interval at which the processor can be interrupted to reaccess the DRAM.

Examination of the specification for particular speed ranges reveals, on the average, a 25-30% performance improvement of nibble mode over page mode. Practical implementation, however, shows approximately a 10% performance improvement. This practical implementation involves aligning important signal edges with an appropriate clock according to device specification guidelines. Hardware

implementation for both the TMS4256 and TMS4257 will be approximately the same. The major difference with respect to hardware is that nibble mode requires only one row and one column address for four output data bits, while page mode requires one row and a separate column address for every data output; however, if the column address are sequential, they could be generated by an external counter. Nibble mode requires a $\overline{\text{RAS}}$ precharge period and a new row and column address to continue past four output bits, while the RAS low period maximum dictates the maximum number of page mode cycles that can occur before a precharge period must be inserted. As a result, those applications which require the host controller to not be interrupted while reading or writing a long continuous data stream may warrant the use of the page mode option. If the host controller can afford to be interrupted every four bits (from the data stream perspective) or if only short data bursts (< four bits) are necessary, the nibble mode option may be preferred. It is important to note that nibble mode will continue to outperform page mode for long data streams; but this is at the expense of host controller interruption every four bits. In addition, page mode has the capability to maneuver randomly through an accessed row if the application demands it.

REFRESH OPTION

Inherent with the design of a dynamic RAM memory subsystem is the need to refresh the dynamic RAM's. Refresh is necessary because charge in the individual memory cells is stored dynamically. Every row address cycle will regenerate the stored data in all memory locations of the addressed row. Thus the full memory may be refreshed in 256 cycles. Since refresh is an important consideration in the design of dynamic RAM systems, various refresh alternatives are important to retain system design flexibility. The TMS4256 and TMS4257 employ three separate ways in which dynamic RAM refresh can be implemented:

1. $\overline{\text{RAS}}$ -only refresh,
2. CAS-before-RAS refresh, and
3. Hidden refresh.




Figure 9. Nibble Mode R-M-W Cycle Timing

RAS-ONLY REFRESH

This is the historical approach to refreshing dynamic RAM's. An external chip timer will enable an external counter at the appropriate refresh period to output the current row to be refreshed — the counter will be automatically incremented for the next refresh cycle. From the DRAM point of view, $\overline{\text{RAS}}$ is to be brought low a delay period following $\overline{\text{CAS}}$ going high (Figure 10). It is assumed that the row address has been generated by the external counter and it is valid a specified setup period before $\overline{\text{RAS}}$ goes low. Subsequent row refreshes can be done by bringing $\overline{\text{RAS}}$ high following the $\overline{\text{RAS}}$ low period, satisfying $\overline{\text{RAS}}$ high time (precharge), and again bringing $\overline{\text{RAS}}$ low (it is assumed again that the subsequent row address is valid and is setup a specified period before $\overline{\text{RAS}}$ goes low). There is no restriction as to the number of refresh cycles that can be accommodated sequentially. This is referred to as a "burst" refresh when several refresh cycles are done together. The periodic interjection of refresh cycles, one row at a time, is usually referred to as distributed refresh. Note that row address 8 is not necessary to accommodate the 256 cycle refresh.




Figure 10. $\overline{\text{RAS}}$ -Only Refresh

CAS-BEFORE-RAS REFRESH

This feature will be available on the TMS4256 and TMS4257 dynamic RAM's. This feature includes an on-chip refresh counter to eliminate the requirement for an external refresh counter. Examination of the cycle (Figure 11) reveals that $\overline{\text{CAS}}$ must be low a specified setup period before $\overline{\text{RAS}}$ goes low to enable a $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle. For successive refresh cycles, $\overline{\text{CAS}}$ can remain low while $\overline{\text{RAS}}$ is taken high to satisfy precharge requirements and obtain the next refresh address. From a system point of view, the $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ option allows a level of address multiplexing (for refresh) and refresh counter circuitry to be eliminated from system dynamic RAM design. The on-chip counter will enable the present refresh address when the $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh preconditions are met. It is possible that the use of an available DRAM controller device, already provided with multiplexing and counter features, may not effectively utilize the $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh feature.

HIDDEN REFRESH

Hidden Refresh is a form of $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh which involves attaching a refresh cycle (or multiple refresh




Figure 11. $\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ Refresh




Figure 12. Hidden Refresh

cycles) directly behind a normal memory cycle (Figure 12). Instead of bringing $\overline{\text{CAS}}$ high at the end of the memory cycle as is normal, $\overline{\text{CAS}}$ remains low indicating hidden refresh cycles are to be implemented. $\overline{\text{RAS}}$ must be brought high before hidden refresh begins in order to satisfy $\overline{\text{RAS}}$ precharge requirements. This will allow sufficient time for the current refresh row address (internally generated) to be presented at the DRAM address inputs and select the appropriate row to be refreshed. Data that was presented at Q during the memory access cycle remains valid throughout the following refresh cycle(s). Multiple refresh cycles can be implemented simply by continuing to keep $\overline{\text{CAS}}$ low, bringing $\overline{\text{RAS}}$ high again to satisfy precharge, and providing the next refresh address at the appropriate time.

CONCLUSION

The purpose of this application note has been to introduce the potential 256K DRAM designer with 256K DRAM features and flexibility. Such features as nibble mode, page mode, read-modify-write, early write (etc.) allow the designer to use the memory to fit his particular application. Refresh, historically a problem in DRAM design, has been minimized as a problem with several options. The memory depth advantages of dynamic RAM's can be easily taken advantage of with the TMS4256 and TMS4257 with minimal interface problems.



TMS4256/TMS4257 Topology

INTRODUCTION

Effective dynamic RAM testing requires a thorough knowledge of the exact topology of the memory array. The most critical test routines test the pattern sensitivity of selected memory cells by performing memory accesses on surrounding cells, and monitoring the selected cells. Changes in the data stored in the monitored cell will reveal any sensitivities that the cells may have.

A total of eighteen address bits are needed to decode the one of 262,144 (256K) memory locations. The addresses are multiplexed as nine row addresses (latched by the falling edge of \overline{RAS}) and nine column addresses (latched by the falling edge of \overline{CAS}); which decode one of 512 rows or one of 512 columns, respectively. The nine addresses (A0-A8) appear on the pinout of the 256K in Figure 2(a), and are compatible with previous generation 64K DRAM devices. The only difference is the addition of the ninth address on pin 1 for the 256K device which was a no connect on 64K devices.

INTERNAL ADDRESS WEIGHTING

A closer examination of the internal addressing scheme reveals that the external pin address names do not correspond with internal address weightings. This is not relevant to system operations since the address translation will be transparent; however, testing for memory cell pattern sensitivity depends on true address weighting. This is necessary so that actual adjacent and diagonal memory cells will be exercised when monitoring a selected memory cell for pattern sensitivities. Tables I and II indicate the true row and column addresses as a function of the external address names. It is important to note that the respective row and column internal addresses do not correspond to the same external address pin names.

Table I. Row Address Weightings

Desired Row Address	Weight	TMS4256	
		Pin Name	Pin Number
RA8	2 ⁸	A8	1
RA7	2 ⁷	A7	9
RA6	2 ⁶	A0	5
RA5	2 ⁵	A2	6
RA4	2 ⁴	A1	7
RA3	2 ³	A5	10
RA2	2 ²	A4	11
RA1	2 ¹	A3	12
RA0	2 ⁰	A6	13

Table II. Column Address Weightings

Desired Column Address	Weight	TMS4256	
		Pin Name	Pin Number
CA8	2 ⁸	A7	9
CA7	2 ⁷	A0	5
CA6	2 ⁶	A2	6
CA5	2 ⁵	A1	7
CA4	2 ⁴	A5	10
CA3	2 ³	A4	11
CA2	2 ²	A3	12
CA1	2 ¹	A6	13
CA0	2 ⁰	A8	1

Since the external address names (A0-A8) correspond to different relative row and column address weights, the following multiplex configuration will simplify address decoding for the 256K DRAMs (Figure 1).




Figure 1. 256K DRAM Row and Column Multiplexer

CELL NEIGHBOR DEFINITION

With the internal address weights having been determined, the actual memory array layout must be examined to determine which memory cells are near and nearest neighbors to a given monitored memory cell. Figure 2 represents the steps of transition from the device package to the actual memory cell topology. Figure 2(a) is a representation of the TMS4256 or TMS4257 within the package, and Figure 2(b) is a photograph showing the major functional blocks of the 256K DRAM. The bit map of the memory ar-

ray is shown in Figure 2(c), while the actual cell topology for a portion of the upper and lower memory arrays are shown in Figure 2(d). From the topology (Figure 2d), there are four possible cell orientations which are dependent upon the row location of the monitored memory cell. The four memory cells outlined in Figure 2(d) indicate the four possible orientations that can occur (they are located in four separate rows). This fundamental set of cell orientations is repeated sequentially throughout the memory array. Using Figures 3(a) — 3(d) it can be seen that there will be a total of 3 nearest neighbors and 9 near neighbors for each of the four orientations. In the figures, the cell marked with an X

represents the cell of interest, the dark shaded cells are the nearest neighbors, and the light shaded cells represent the near neighbors.

Let (R,C) represent any cell location where R = row and C = column. The following simple routine can be utilized to develop an algorithm which calculates the nearest and near neighbors to the monitored memory cell. Simply take the row number of the monitored memory cell and divide it by four (R/4); the remainder from this calculation can be used to qualify four sets of algorithms pertaining to four sets of rows. Alternately, RA0 and RA1 may be used to determine the neighbors as indicated in the following routine.

Row =	0,4,8,...1FC	1,5,9,...1FD	2,6,A,...1FE	3,7,B,...1FF
	RA0=0	RA0=1	RA0=0	RA0=1
	RA1=0	RA1=0	RA1=1	RA1=1
Remainder of R/4 =	0	1	2	3

NEAREST NEIGHBOR

R+1,C-1	R-2,C+0	R-2,C+0	R-1,C+0
R+1,C+0	R-1,C+0	R+1,C+0	R-1,C+1
R+2,C+0	R-1,C+1	R+1,C-1	R+2,C+0

NEAR NEIGHBOR

R-2,C+0	R-3,C+0	R-2,C-1	R-3,C+0
R-1,C-1	R-3,C+1	R-2,C+1	R-3,C+1
R-1,C+0	R-2,C-1	R-1,C-1	R-2,C+0
R+0,C-1	R-2,C+1	R-1,C+0	R+0,C-1
R+0,C+1	R+0,C-1	R+0,C-1	R+0,C+1
R+2,C-1	R+0,C+1	R+0,C+1	R+1,C+0
R+2,C+1	R+1,C+0	R+2,C+0	R+1,C+1
R+3,C-1	R+1,C+1	R+3,C-1	R+2,C-1
R+3,C+0	R+2,C+0	R+3,C+0	R+2,C+1




Figure 2(a). 256K DRAM Pinout




Figure 2(b). Functional Organization




Figure 2(c). Memory Array Bit Map







Figure 2(d). Upper and Lower Array Cell Topology




(a). Row = 0,4,8,...,1FC
Remainder of Row/4 = 0



(b). Row = 1,5,9,...,1FD
Remainder of Row/4 = 1



(c). Row = 2,6,A,...,1FE
Remainder of Row/4 = 2



(d). Row = 3,7,B,...,1FF
Remainder of Row/4 = 3

Figure 3. Near and Nearest Neighbors as a Function of Row

The algorithm for determination of nearest and near neighbors is dependent upon which of the four possible groups of rows the monitored cell is located (there is no column dependence). The lower half of the memory array mirrors that of the upper half; notice that the positive sequence of the row count proceeds from the bottom to the top in the lower half of the memory array. Consequently, the memory cell lay-out as shown in Figure 2(d) uses the above algorithms for both halves of the memory array.

INTERNAL DATA INVERSION

The data in the memory array is stored such that half of the cells are complemented with respect to the data input. The cells that store data in this inverted form are found in the odd rows; however, the internal data inversion is transparent to the device user as it is restored to a true state when read. As a result, the least significant row address (RA0) selects between true and complement data. The circuit shown in Figure 4 will provide the necessary data conversion if it is desired to compensate for the internal data inversion within the memory array.




Figure 4. Circuit to Compensate for Internal Data Inversion

COMMON BIT SENSITIVITY

In order to allow the same basic memory design to implement nibble mode or x4 organization, there are actually four memory locations accessed during a single memory access cycle. The four data bits accessed are decoded by the most significant row and least significant column addresses (RA8 and CA0). RA8 selects between the upper and lower

halves of the memory array, while CA0 selects between adjacent bit lines. As a result, an algorithm can be developed which calculates the other three memory locations accessed based on the position of a given memory location. This algorithm is as follows assuming the memory location (R,C) as the base location:

CA0 =	0	1	0	1
RA8 =	0	0	1	1

MEMORY ALGORITHMS

R+0,C+1	R+0,C-1	R-256,C+0	R-256,C-1
R+256,C+0	R+256,C-1	R-256,C+1	R-256,C+0
R+256,C+1	R+256,C+0	R+0,C+1	R+0,C-1

WORD LINE SENSITIVITY

Further examination of the layout of the 256K (TMS4256) reveals that internally the word lines are in non-sequential order (0,1,3,2,...). To properly test for any word line to word line sensitivities that may occur, the testing routine must account for the non-sequential nature of the word lines. The same formula introduced earlier can be utilized to develop the algorithms for the adjacent word lines to the monitored word line (R=row). These algorithms will again be a function of the two least significant row addresses (RA0 and RA1) or the remainder of the current row divided by four.

Row =	0,4,8,...,1FC	1,5,9,...,1FD	2,6,A,...,1FE	3,7,B,...,1FF
	RA0=0	RA0=1	RA0=0	RA0=1
	RA1=0	RA1=0	RA1=1	RA1=1
Remainder of R/4 =	0	1	2	3
Adjacent Rows	R-2 R+1	R-1 R+2	R+1 R+2	R-2 R-1



TMS4464 Topology

INTRODUCTION

In order to effectively test the interaction between individual cells in the TMS4464, it is necessary to have a knowledge of the memory array organization and cell topology. Cell sensitivity can be tested by accessing surrounding cells and monitoring the selected cell for changes in the stored data.

Sixteen address bits are needed to decode 1 of 65,536 memory locations. Eight row address bits are set up on pins A0 through A7 and latched by the falling edge of RAS. Then eight column-address bits are set up on pins A0 through A7 and latched by the falling edge of CAS. Data to or from memory is presented in 4-bit wide words, which must be taken into consideration when developing algorithms for cell sensitivity tests.

This report presents the pinout of the TMS4464, a bit map of the array showing the cell topology, formulas for finding "near" and "nearest" neighbor cells, a circuit for compensating for internal data inversion, and formulas for testing word line sensitivity.*

Table 1 shows the true address bit significance for both row and column addressing. This information along with Figure 1(c) can be used to write various data patterns to the array.

CELL NEIGHBOR DEFINITION

Figure 1 depicts a step-by-step magnification of the TMS4464 from a view of the package to a closeup of the array topology. Figure 1(a) shows the chip pinout and Figure 1(b) is a photograph showing the major functional blocks of the device. The bit map of the memory array is shown

* Throughout the text of this report, the terms DQ1-DQ4 and databit 1-databit 4 are used synonymously. In actuality, DQ1-DQ4 refer to the external pins of the TMS4464 and databit 1-databit 4 refer to the internal bits accessed.


in Figure 1(c) while the actual cell topology for three portions of the array are shown in Figure 1(d). Note that the address of cells labeled in Figure 1(c) show (R,CD), where R is the internal row address and CD is the internal column/databit address of the cell.† Figure 1(d) best illustrates the location of each of the four databits.

Due to the folded bit line approach used in this memory array, cells shown to be horizontally adjacent in Figure 1(d) are actually paired so as to map to the same column/databit (CD). For example, cell (0,0) is shown in Figure 1(d) to be horizontally adjacent to cell (1,0). However, both are addressed in column/databit 0 (CD 0; column 0, databit 2). Likewise, cells (0,1) and (1,1) are both in column/databit 1 (CD 1; column 0, databit 4). All four of these cells, along with the mirrored cells in the lower half of the array corresponding to databits 1 and 3, are contained in column address 0. (Note that column address 0 addresses all cells referenced by CD 0 and CD 1.) In summary, a column address selects four databits and each databit is comprised of two horizontally adjacent cell arrays. Based on this addressing sequence, it can be seen that four unique cell orientations exist for each column/databit (CD) corresponding to four separate rows. The four orientations are shown by the outlined box in Figure 1(d). In this particular case the four rows are rows 4, 5, 6, and 7; however, this fundamental cell orientation is repeated throughout the memory array and is related, as shown in Figure 2, to row addresses 0 and 1 (RA0 and RA1).

† The column/databit addresses are not the same as the column addresses but rather increment twice as fast. To convert from column/databit to column address, divide the column/databit by two. The resulting integer is the actual column address. In order to determine the actual databit, take the remainder of the division and multiply it by two. This result is scaled depending on the location of the cell. If it is located in the upper half of the array, add two to the result; if it is found in the lower half of the array, add one to the result. This final sum is the databit in question.

Table 1. Address Weightings

Desired Column Address	Desired Row Address	Weight	TMS4464	
			Pin Name	Pin Number
CA7	RA7	2 ⁷	A7	10
CA6	RA6	2 ⁶	A6	6
CA5	RA5	2 ⁵	A5	7
CA4	RA4	2 ⁴	A4	8
CA3	RA3	2 ³	A3	11
CA2	RA2	2 ²	A2	12
CA1	RA1	2 ¹	A1	13
CA0	RA0	2 ⁰	A0	14



(d) ARRAY CELL TOPOLOGY

Figure 1.

Figure 2 depicts the four possible cell orientations based on the location of a selected cell. The boxes better show the selected cell orientation as it refers to the boxed area in Figure 1(d). Cells that surround any one given cell are called neighboring cells or neighbors, and are considered here for their degree of influence. As shown, there will be a total of 3 "nearest" neighbors and 9 "near" neighbors for each of the four orientations. In the figure, the cell marked with the X represents the monitored cell, the dark shaded cells are the nearest neighbors, and the light shaded cells represent

the near neighbors. Near neighbors have a lesser degree of influence on the selected cell than do nearest neighbors. It should be noted here that one of the three nearest neighbors to a selected cell will always fall in an adjacent databit. If the selected cell is in databit 1 (DQ1), the adjacent databit will be DQ3 and a nearest neighbor will be located there. If the selected cell resides in DQ2, then one nearest neighbor will be in DQ4. A monitored cell in DQ3 will find a nearest neighbor in DQ1, and a monitored cell in DQ4 will have a nearest neighbor in DQ2. Further examples are shown in Appendix A.




Figure 2. Near and Nearest Neighbors as a Function of Row

The formulas for finding the near and nearest neighbors are given below. The row address of the selected cell is divided by four ($R/4$) and the remainder of this calculation is used to qualify four sets of equations pertaining to the four rows in each orientation. An alternate method of using $RA0$ and $RA1$ to qualify the set is also shown.

Let (R,CD) represent any cell location where R = ROW ADDRESS and CD = COLUMN/DATABIT ADDRESS.

As can be seen by Figure 1(c), the lower half of the memory array mirrors that of the upper half. Note the positive sequence of the row count from bottom to top in the lower half of the array. Figure 1(d) illustrates the location of the four databits accessed during a read or write operation, two in the upper array and two in the mirrored lower array.

Row=	0,4,8,...,0FC	1,5,9,...,0FD	2,6,A,...,0FE	3,7,B,...,0FF
	RA0=0	RA0=1	RA0=0	RA0=1
	RA1=0	RA1=0	RA1=1	RA1=1
Remainder of R/4=	0	1	2	3

NEAREST NEIGHBOR

R+1,CD-1	R-2,CD+0	R-2,CD+0	R-1,CD+0
R+1,CD+0	R-1,CD+0	R+1,CD+0	R-1,CD+1
R+2,CD+0	R-1,CD+1	R+1,CD-1	R+2,CD+0

NEAR NEIGHBOR

R-2,CD+0	R-3,CD+0	R-2,CD-1	R-3,CD+0
R-1,CD-1	R-3,CD+1	R-2,CD+1	R-3,CD+1
R-1,CD+0	R-2,CD-1	R-1,CD-1	R-2,CD+0
R+0,CD-1	R-2,CD+1	R-2,CD+0	R+0,CD-1
R+0,CD+1	R+0,CD-1	R+0,CD-1	R+0,CD+1
R+2,CD-1	R+0,CD+1	R+0,CD+1	R+1,CD+0
R+2,CD+1	R+1,CD+0	R+2,CD+0	R+1,CD+1
R+3,CD-1	R+1,CD+1	R+3,CD-1	R+2,CD-1
R+3,CD+0	R+2,CD+0	R+3,CD+0	R+2,CD+1

WORD LINE SENSITIVITY

As can be deduced from the topology, the word lines of the TMS4464 are in nonsequential order (0, 1, 3, 2,...). In order to test for word line to word line sensitivity, this fact must be taken into consideration. The formulas shown

earlier in the description of near and nearest neighbors can be utilized here to find the adjacent word lines to a monitored word line. Each equation is a function of the two least significant row addresses ($RA0$ and $RA1$) or the remainder of the current row divided by four ($R=row$).

Row=	0,4,8,...,0FC	1,5,9,...,0FD	2,6,A,...,0FE	3,7,B,...,0FF
	RA0=0	RA0=1	RA0=0	RA0=1
	RA1=0	RA1=0	RA1=1	RA1=1
Remainder of R/4=	0	1	2	3
Adjacent Rows	R-2 R+1	R-1 R+2	R+1 R+2	R-2 R-1

INTERNAL DATA INVERSION

Data is stored in the memory array such that half the cells are complemented with respect to the input data. The odd rows contain inverted data, while the even rows store the data in its true form. The inverted data is restored to a true state when read, making the inversion transparent to the user. The least significant row address selects between the true and complemented forms. Figure 3 shows a circuit to

compensate for the internal data inversion within the memory array.

When row address 0 is low, the true data form is accessed and data is passed without inversion. When row address 0 is high, the inverted form is accessed and data is inverted as it is written to or read from the memory. Also, the 74LS241 remains ready to write data to the TMS4464 until \bar{G} goes low. When this occurs, data is transferred from the TMS4464 to the system databus for read operations.




Figure 3. Circuit to Compensate for Internal Data Inversion



APPENDIX A

The two examples below use the formulas given in this report to find the nine near and three nearest neighbors to a selected cell. In order to illustrate the difference between column addresses and column/databit addresses, locations for the neighboring cells are stated using both notations.

The set of equations used will be determined by the selected row address (refer back to the listed equations on page 4 of the text). The equations to convert from column/databit (CD) to column address (Col) and from column address to column/databit are shown below.

$$CD = (Col * 2) + constant1$$

where constant1 = 0 for DQ = 1, DQ = 2
 constant1 = 1 for DQ = 3, DQ = 4

$$Col = INT[CD/2]$$

$$DQ = (MOD[CD/2] * 2) + constant2$$

where constant2 = 1 for cell in lower half of array
 constant2 = 2 for cell in upper half of array

In the examples, R=Row; C=Column, Col; CD=Column/Databit; DQ=Databit.

Example 1:

Row 5A		Row 5A
Col F2	is equivalent to	Column/Databit(CD) 1E5
DQ 4		

(DQ4 indicates that cell is located in upper half of array)

NEAREST NEIGHBORS

Basic Formula	R,CD Format	R,C,DQ Format
R-2, CD+0	(R=58, CD=1E5)	(R=58, C=F2, DQ=4)
R+1, CD+0	(R=5B, CD=1E5)	(R=5B, C=F2, DQ=4)
R-1, CD+1	(R=59, CD=1E6)	(R=59, C=F3, DQ=2)

NEAR NEIGHBORS

R-2, CD-1	(R=58, CD=1E4)	(R=58, C=F2, DQ=2)
R-2, CD+1	(R=58, CD=1E6)	(R=58, C=F3, DQ=2)
R-1, CD-1	(R=59, CD=1E4)	(R=59, C=F2, DQ=2)
R-1, CD+0	(R=59, CD=1E5)	(R=59, C=F2, DQ=4)
R+0, CD-1	(R=5A, CD=1E4)	(R=5A, C=F2, DQ=2)
R+0, CD+1	(R=5A, CD=1E6)	(R=5A, C=F3, DQ=2)
R+2, CD+0	(R=5C, CD=1E5)	(R=5C, C=F2, DQ=4)
R+3, CD-1	(R=5D, CD=1E4)	(R=5D, C=F2, DQ=2)
R+3, CD+0	(R=5D, CD=1E5)	(R=5D, C=F2, DQ=4)

Example 2:

Row A0
Col 46
DQ 1

is equivalent to

Row A0
Column/Databit(CD) 8C

(DQ1 indicates that cell is located in lower half of array)

NEAREST NEIGHBORS

Basic Formula	R,CD Format	R,C,DQ Format
R+1, CD-1	(R=A1, CD=8B)	(R=A1, C=45, DQ=3)
R+1, CD+0	(R=A1, CD=8C)	(R=A1, C=46, DQ=1)
R+2, CD+0	(R=A2, CD=8C)	(R=A2, C=46, DQ=1)

NEAR NEIGHBORS

R-2, CD+0	(R=9E, CD=8C)	(R=9E, C=46, DQ=1)
R-1, CD-1	(R=9F, CD=8B)	(R=9F, C=45, DQ=3)
R-1, CD+0	(R=9F, CD=8C)	(R=9F, C=46, DQ=1)
R+0, CD-1	(R=A0, CD=8B)	(R=A0, C=45, DQ=3)
R+0, CD+1	(R=A0, CD=8D)	(R=A0, C=46, DQ=3)
R+2, CD-1	(R=A2, CD=8B)	(R=A2, C=45, DQ=3)
R+2, CD+1	(R=A2, CD=8D)	(R=A2, C=46, DQ=3)
R+3, CD-1	(R=A3, CD=8B)	(R=A3, C=45, DQ=3)
R+3, CD+0	(R=A3, CD=8C)	(R=A3, C=46, DQ=1)

Latchup Immunity of the HVCMOS Family

CMOS technology provides N-Channel and P-channel MOS transistors as well as both NPN and PNP parasitic bipolar transistors. Figure 1 shows the HVCMOS process cross section illustrating the above mentioned devices.




FIGURE 1. HVCMOS PROCESS CROSS SECTION

TI's HVCMOS family will drive full CMOS output levels due to the complimentary output driver configuration (N-channel pull down device and P-channel pull up device). This means that the system has direct access to the emitters of both parasitic bipolars via the output pins and access to the NPN parasitic bipolar emitter via the input pins. Figure 2 shows the equivalent parasitic SCR of the input pin. Figure 3 illustrates the output pin.




FIGURE 2. INPUT PIN PARASITIC SCR




FIGURE 3. OUTPUT PIN PARASITIC SCR

The HVCMOS process and circuit design combine to offer significant improvements in system immunity:

- The EPI substrate material lowers R_{PSUB} and is primarily responsible for holding off the lateral NPN device.
- Full VCC tank and VSS substrate guardrings on inputs and outputs lower the critical base resistors RNTANK and RPSUB. This helps hold off the parasitic PNP and NPN respectively.
- Maximum horizontal spacing from the emitter of the NPN to the vertical PNP (NPN base width) on all input and output pins minimizes the gain of the lateral NPN.

System latchup immunity on the TI HVCMOS EPROM family is a minimum of 250 mA on all input and output pins. This provides latchup immunity well beyond any potential current/voltage transients at the P.C. board level when the EPROM is interfaced to industry standard TTL or MOS logic devices.

TTL Drivers for the TMS4416-15


Some form of driver circuitry is needed when DRAMs are used with processors, such as the Z-80 or Z-8000. One possible solution involves the use of a precision delay line; however, a more cost-effective and efficient approach uses TTL devices as drivers. Two versions of TTL driver circuits are shown in Figures 1 and 2. The first figure shows the drive circuit for a memory array using TMS4416-15 DRAMs and the Z-80 processor; Figure 2 shows the same array configured for use with the Z-8000 processor. Both circuits are designed to drive 256K bytes of memory arranged in either 8- or 16-bit words. They provide all DRAM control signals, address multiplexing, and refresh address generation. The circuits shown for the Z-80 and the Z-8000 use the hidden refresh provided by these devices so that refresh/access arbitration is not necessary. Time delays were selected to provide maximum performance from the TMS4416-15 with off-the-shelf components. (Enhanced operation could be obtained by hand selecting components for single applications.) A comparison of the two circuits will reveal the differences between the two. The following description applies to both circuits.

The memory array is arranged as 4 banks of 8 TMS4416s. Two TBP18S030 PROMs decode and generate the control signals for the drive circuit. BA0 and BA1 are used to select which bank of memory will be accessed. MREQ and ACCESS are NORed and then delayed by 3 inverters to provide a CAS signal. The MUX signal that is used to switch the 74S153 multiplexers and propagate the column address to the memories is taken from the output of the first inverter in the CAS delay. CAS is connected to all the devices in the array. (Since RAS acts as a chip enable, CAS will only activate the memories in the bank that has RAS active; this keeps the power consumption of the array lower than using CAS as select logic.) Two CAS drivers are used to reduce the effects of the capacitive load of the DRAM CAS inputs. (This also improves drive characteristics and reduces noise.) Series damping resistors have been added to reduce ringing on the address lines. These resistors should be between 15 and 68 ohms, depending on the circuit board layout, and can be determined by examining the address

waveforms with an oscilloscope and selecting a value that produces the cleanest signal. The desired 8- or 16-bit data word from the active bank is selected using R0, R1, and the READ line. R0 and R1 can be address lines from the Z-8001 or they can be generated from memory mapping logic. If the READ input is low during an access cycle, the output enable of the TMS4416 will be activated (RDA-RDD); a high input to READ will select a write output (WRA-WRD). Using this matrix, the memory can be divided into sixteen $16K \times 8$ or eight $16K \times 16$ blocks. The desired word width of the data output will be dependent on the microprocessor being used. For an 8-bit data bus the two data busses shown in the diagram would be connected in parallel. Since the Z-80 only directly accesses 64K of memory, bank select logic must be included in this memory system to provide higher order address lines. The design of the bank select circuitry has been left up to the user, but might include memory mapping or other logic.


An external refresh counter has been added to the drive circuit for the Z-80 since the Z-80 internal refresh counter does not support 256 cycle refresh. (Application Brief DR-7 shows a circuit to add the extra refresh address bits similar to the implementation used here.) As the Z-8000 provides 9-refresh-address bits, its internal refresh counter was used.

A description of the signals used in both circuits previously illustrated is given in Table 1. Due to slight differences in the signals available from the Z-80 and Z-8000 processors, a slight modification of the interface between the processor and the TTL drive circuits shown will be required. The differences in the interface are shown in Figure 3. The DS signal is generated from the Z-80's RD and WR lines. The B/W input should be tied to a 5-10 kilohm pullup resistor. The RFSH signal can be decoded from the status lines of the Z-8000 as shown with the 74S138; however, it could also be done with other types of logic if desired. The address of the Z-8000A is only guaranteed valid for 35 ns so the address latches are necessary when using DRAMs with this microprocessor. MREQ is used to enable the 74LS373 transparent latches for both memory accesses and refresh cycles.



*RD0-RD7 are determined empirically, see text.

Figure 1. TMS4416 Drive Circuit for the Z-80 Processor



*RD0-RD7 are determined empirically, see text.

Figure 2. TMS4416 Drive Circuit for the Z-8000

Table 1. Signal Description

SIGNAL NAME	DESCRIPTION
$\overline{\text{MREQ}}$	From the Z-80 or Z-8000, indicates address valid
BA0, BA1	Address for $\overline{\text{RAS}}$ selection, decoded from high order addresses
$\overline{\text{BS}}$	Board select to designate DRAM access, decoded from high order addresses
$\overline{\text{RFSH}}$	Z-80 output or decoded from the Z-8000 status outputs. Signals a refresh cycle
$\overline{\text{DS}}$	Z-8000 output indicating data valid on the multiplexed address/data lines
R0, R1	Address for read or write selection, decoded from high order addresses
$\overline{\text{READ}}$	If low, indicates a memory read and if high, indicates a memory write
$\text{B}/\overline{\text{W}}$	Indicates if the Z-8000 is doing a 8- or 16-bit memory access
A0-A15	Z-80 address outputs
AD0-AD15	Z-8000 multiplexed address/data lines




Figure 3. Interface Circuitry Differences

Tables 2 and 3 list the data for the PROMs to provide the control signals. Both the binary and hexadecimal programming data have been supplied.

The TTL drive circuits previously described allow the TMS4416-15 to operate at maximum speed. Although there

are many ways to provide the necessary control signals for DRAMs, the drive circuits described will provide insight into the control logic that is necessary to use dynamic RAMs. TTL circuitry was selected in order to avoid the cost of a precision delay line.

Table 2. PROM A Program

PIN NAME	A3	A2	A1	A0	D7	D6	D5	D4	D3	HEX
FIGURE NAME	RFSH	BS	BA1	BA0	RAS0	RAS1	RAS2	RAS3	ACCESS	
	0	X	X	X	0	0	0	0	1	0F
	1	0	0	0	0	1	1	1	0	77
	1	0	0	1	1	0	1		0	B7
	1	0	1	0	1	1	0	1	0	D7
	1	0	1	1	1	1	1	0	0	E7
	1	1	0	0	1	1	1	1	1	FF
	1	1	0	1	1	1	1	1	1	FF
	1	1	1	0	1	1	1	1	1	FF
	1	1	1	1	1	1	1	1	1	FF

Table 3. PROM B Program

PIN NAME	\bar{G}	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0	HEX
FIGURE NAME	DS	B/W	READ	R1	R0	RDA	RDB	RDC	RDD	WRA	WRB	WRC	WRD	
	0	0	0	0	0	0	0	1	1	1	1	1	1	3F
	0	0	0	0	1	0	0	1	1	1	1	1	1	3F
	0	0	0	1	0	1	1	0	0	1	1	1	1	CF
	0	0	0	1	1	1	1	0	0	1	1	1	1	CF
	0	0	1	0	0	1	1	1	1	0	0	1	1	F3
	0	0	1	0	1	1	1	1	1	0	0	1	1	F3
	0	0	1	1	0	1	1	1	1	1	1	0	0	FC
	0	0	1	1	1	1	1	1	1	1	1	0	0	FC
	0	1	0	0	0	0	1	1	1	1	1	1	1	7F
	0	1	0	0	1	1	0	1	1	1	1	1	1	BF
	0	1	0	1	0	1	1	0	1	1	1	1	1	DF
	0	1	0	1	1	1	1	1	0	1	1	1	1	EF
	0	1	1	0	0	1	1	1	1	0	1	1	1	F7
	0	1	1	0	1	1	1	1	1	1	0	1	1	FB
	0	1	1	1	0	1	1	1	1	1	1	0	1	FD
	0	1	1	1	1	1	1	1	1	1	1	1	0	FE
	1	X	X	X	X	1	1	1	1	1	1	1	1	FF

TM4164EC4 Provides High-Density Memory Array

MOS Memory Applications Engineering

This Application Report illustrates the use of the TM4164EC4 (64K \times 4) Memory Module with the TMS4500A DRAM Controller (see Figure 1). The description of a memory board using both devices will be given along with full schematics, edge connector pinout, and signal description. An interface to the Intel 8086 microprocessor is also provided as a typical application.

BOARD DESCRIPTION

Designed by Texas Instruments to demonstrate the TM4164EC4 in a system environment, the board provides a flexible, high-density memory array which is adaptable to most applications.

The board uses one TMS4500A and eight TM4164EC4s for 256K bytes of dynamic RAM memory on a 3.25 inch \times 4.5 inch card. The TMS4500A gives the board a static appearance in the system, providing many of the necessary timing and control signals to the DRAM array. Each TM4164EC4 is comprised of four TMS4164 plastic-leaded-chip-carriers and two ceramic chip capacitors, that are surface mounted on a PC substrate to form a single-in-line package (SIP).¹ The cost savings that can be realized with SIPs include reduced PC board size, fewer plated-through-holes, and the elimination of bypass capacitors on the motherboard.

The TM4164EC4 SIPs are mounted on 0.350 inch centers, and occupy 6.16 square inches of board area

¹See Appendix A.




Figure 1. TM4164EC4/TMS4500A Memory Board

[8 × 0.350 × 2.2 inches (TM4164EC4 length)], for a density of greater than five memory devices per square inch. This is approximately a 2X density improvement with respect to DIPs. The TM4164EC4s can be mounted on centers as narrow as 0.200 inches if adequate cooling is provided. This would give a density of greater than nine memory devices per square inch or approximately a 3.5X improvement over DIPs for the above array.

The equivalent DIP implementation of the TM4164EC4 would require 68 plated-through-holes (four 16-pin packages and two, 2-lead capacitors) as opposed to the 22 required for a single TM4164EC4. The large number of plated-through-holes increase board cost and reduce the available PC board area for trace routing often requiring an increase in the number of board layers.

The on board capacitors eliminate the need for bypassing on the motherboard and offer superior performance over equivalent leaded capacitors due to the reduced lead inductance.

While the TMS4500A gives the board a static appearance and the TM4164EC4 provides a high-density memory array, the interconnect bus gives the board flexibility. All the signals necessary to provide for 8- or 16-bit operation, separate or common I/O, and internal or external memory refresh along with the address and control lines for the TMS4500A are brought to the board edge.

MEMORY ORGANIZATION

The memory is organized as two banks of 128K bytes, accessible in byte or word format (word = 16 bits). Each row is selected by $\overline{\text{RAS0}}$ or $\overline{\text{RAS1}}$ (see Figure 2) to provide 16 bits of available data. The 16 bits of data are then read or written in byte or word format by controlling the upper and lower CAS and WR signals ($\overline{\text{UCAS}}$, $\overline{\text{LCAS}}$, $\overline{\text{UWR}}$, and $\overline{\text{LWR}}$). The lower byte of data corresponds to D0-D7 and Q0-Q7, while upper data corresponds to D8-D15 and Q8-Q15. It is necessary to organize the memory as such to provide operation with 16-bit microprocessors that do both byte and word accesses. For microprocessors with 8-bit data busses, D0-D7 and Q0-Q7 are tied to D8-D15 and Q8-Q15, respectively. The $\overline{\text{CAS}}$ and $\overline{\text{WR}}$ signals are then used to multiplex and demultiplex the data onto and from the microprocessor data bus.




Figure 2. Block Diagram

Table I. Pin Nomenclature

Name	Description
A0-A15	Address Inputs
$\overline{\text{ACR}}$	Access Control, Read
$\overline{\text{ACW}}$	Access Control, Write
$\overline{\text{ALE}}$	Address Latch Enable
$\overline{\text{BRDEN}}$	Board Enable
$\overline{\text{CAS}}$	Column Address Strobe
CLK	Clock Input
D0-D15	Data In
FS0	Frequency Select 0
FS1	Frequency Select 1
GND	Ground
$\overline{\text{LCAS}}$	Lower $\overline{\text{CAS}}$
$\overline{\text{LWR}}$	Lower Write
$\overline{\text{REFREQ}}$	Refresh Request
REN1	$\overline{\text{RAS}}$ Enable 1
RDY	Ready
Q0-Q15	Data Out
TWST	Timing/Wait Strap
$\overline{\text{UCAS}}$	Upper $\overline{\text{CAS}}$
$\overline{\text{UWR}}$	Upper Write
+5	+5 Volts

BOARD OPERATION

As mentioned earlier the board provides a 16-bit data bus with separate data-in and data-out connections (see Figure 3). This allows the board to be configured for common (D0-D15 tied to Q0-Q15) or separate input/output (I/O). Notice that corresponding D and Q lines are located across from each other for easy interconnection (see Table II). Common I/O operation requires the memory array to be accessed in the early-write mode (\overline{WR} low prior to \overline{CAS}). The board provides flexible control of the memory array by bringing \overline{CAS} from the TMS4500A to the board edge allowing it to be combined with external logic to derive the \overline{UCAS} and \overline{LCAS} signals. If desired the CAS signal from the

TMS4500A can directly drive the memory array by connecting \overline{CAS} to \overline{UCAS} and \overline{LCAS} via jumpers J1 and J2. This type of configuration necessitates the use of LWR and UWR to control access to the memory array on write cycles. Also, all 16 bits of data will be active on a read cycle for both byte and word accesses. All the necessary signals needed to interface to the TMS4500A have been brought to the board edge. Notice that the binary weighting on the memory address outputs of the TMS4500A do not correspond to that of the TM4164EC4 memory addresses. This does not in any way affect the operation of the board as the TM4164EC4s are random-access devices. This configuration was chosen to simplify the board layout. Table III gives the relationship between the TMS4500A and TM4164EC4 addresses.




Figure 3. Board Schematic

Table II. Buss Format

Pin	Signal	Pin	Signal
1	+5	2	+5
3	ACR	4	CLK
5	ACW	6	REN1
7	A0	8	BRDEN
9	A8	10	ALE
11	A1	12	A9
13	A2	14	A10
15	RDY	16	TWST
17	+5	18	+5
19	FS0	20	FS1
21	A7	22	A15
23	A6	24	A14
25	A5	26	A13
27	A3	28	A11
29	A4	30	A12
31	GND	32	GND
33	REFREQ	34	CAS
35	UCAS	36	LCAS
37	UWR	38	LWR
39	D0	40	Q0
41	D1	42	Q1
43	D2	44	Q2
45	D3	46	Q3
47	D4	48	Q4
49	D5	50	Q5
51	D6	52	Q6
53	D7	54	Q7
55	+5	56	+5
57	GND	58	GND
59	GND	60	GND
61	D8	62	Q8
63	D9	64	Q9
65	D10	66	Q10
67	D11	68	Q11
69	D12	70	Q12
71	D13	72	Q13
73	D14	74	Q14
75	D15	76	Q15
77	GND	78	GND
79	+5	80	+5

Table III. Address Relationship

TMS4500A	TM4161EC4
MA0	A4
MA1	A1
MA2	A2
MA3	A0
MA4	A6
MA5	A3
MA6	A5
MA7	A7

8086 INTERFACE

The circuit is designed to operate with a 5 MHz 8086 in the maximum mode configuration without memory wait states (see Figure 4). The memory interface is simplified by configuring the memory for early write operation, which allows corresponding D and Q lines to be tied together for common I/O operation (see Table II). The board select logic is derived from addresses A18 and A19 and mapped via a 74S139 at address locations 40000-7FFFFhex (256K bytes). Address A17 is connected to REN1 of the TMS4500A to differentiate between the two banks of memory (REN1 = 0, selects $\overline{RAS0}$; REN1 = 1, selects $\overline{RAS1}$). To provide for byte accesses, AD0 and \overline{BHE} are combined with other logic to yield the necessary upper and lower \overline{CAS} signals (\overline{UCAS} and \overline{LCAS}). The 8284 is strapped for asynchronous ready operation to provide sufficient \overline{CAS} access time on access-grant cycles. See the *TMS4500A Users Manual* for details of the TMS4500A operation. The \overline{AMWC} and \overline{MRDC} signals from the 8288 are used to derive ALE and ACR which initiates memory-access cycles. \overline{AMWC} and \overline{MRDC} are used instead of ALE from the 8288 to allow sufficient row address setup time to the memory (the row addresses are delayed by two propagation delays, 74LS373, and TMS4500A). This signal is also fed into the input of a 74S74 to be synchronized with the rising edge of CLK (see Figure 5). The output of the 74S74 is then combined with AD0 and \overline{BHE} and \overline{CAS} to form the upper and lower \overline{CAS} signals. Synchronizing ALE of the TMS4500A with CLK ensures data valid at the memory

before the falling edge of \overline{UCAS} and \overline{LCAS} (necessary for early write operation). The \overline{UWR} and \overline{LWR} signals are driven by \overline{AMWC} to guarantee them to be valid before \overline{UCAS} and \overline{LCAS} low. \overline{AMWC} is buffered to drive the 32 DRAMs.

This Application Report has illustrated the use of the TMS4500A and TM4164EC4 for a flexible, high-density memory array. The TMS4500A gives the board a static appearance, while the TM4164EC4 provides a density of

greater than five memory devices per square inch. Higher densities can be obtained with narrower SIP spacings requiring adequate cooling. The 8086 interface provides a typical application and demonstrates the flexibility of the board. As circuit board designers strive to reduce board space and implement more functions on a board, the use of SIPs such as the TM4164EC4 will provide a vehicle by which this goal can be achieved.




Figure 4. 8086 Interface




Figure 5. 8086 Interface Timing Diagram

APPENDIX A
TM4164EC4 PIN OUT AND FUNCTIONAL BLOCK DIAGRAM




Figure A-1. Pin Out Drawing




Figure A-2. Functional Block Diagram





JOINING TEXT AND GRAPHICS ENHANCES VIDEO PERFORMANCE

A dual-port RAM with a built-in shift register eliminates bottlenecks and speeds data transfers.

by **David W. Gulley**

Bit-mapped video graphics systems exemplify the need for higher density and higher performance semiconductor memories. Yet, all too often, these same memory devices are the bane of the system. The newest dynamic RAM devices, however, are allowing changes to the video graphics system organization. Thus, they are eliminating redundant support logic circuitry and providing a flexible system environment.

DRAMs, long associated with the frame buffer within the graphics section of a video system, provide the highest density and lowest cost storage for memory-intensive displays. High resolution graphics systems, such as those used in engineering workstations and computer aided design/computer aided manufacturing (CAD/CAM) terminals, require multiple memory planes to achieve the color capability necessary for a good user interface. In such

David W. Gulley is manager of MOS memory systems engineering at Texas Instruments, PO Box 1443, MS690, Houston, TX 77001. He holds a BS in electrical engineering from the Georgia Institute of Technology.

a system, many parameters influence the available features while keeping the size and cost reasonable.

Often, the video display system designer is forced into "make-do" solutions when deciding on value-added features, especially where display memory is involved. Some features are common to many designs, and directly relate to the acceptance of a design in the market. Features considered high priority are the efficient integration of text and graphics, the time to redraw the screen image, the time to move objects onscreen, the amount of memory to map the display, and the support logic to use the memory effectively.

A typical video system contains separate text and graphics controllers (Fig 1). Thus, the system processor does not have to manipulate both the text display list and the graphics bit-mapped image. This system has evolved from the earliest text-only terminals, where there were no graphics requirements. In early systems, display memory consisted of perhaps 2 Kbytes for the display list RAM and 2 Kbytes for the character ROM. The need to place graphics images onscreen was first addressed using character graphics. By deepening the character ROM or adding a RAM to the character-generation circuit, user-defined characters could be produced.

To achieve more flexibility in image control, a bit-mapped memory is added into which the system can directly store images to be displayed. The mixed text




Fig 1 Mixed text and graphics systems, developed from simple text-only systems, have a lot of redundant circuitry.

and graphics solution is really a patch to add graphics capability to table-driven systems. However, future system design will treat text and graphics uniformly. New memory architectures are needed to make the transition to this type of system environment. The TMS4161 multiport video RAM is one device able to ensure this by providing a design path to the development of unified bit-mapped text and graphics systems (Fig 2).

Tracking the growth of video displays

Currently, uniformity is not in general use. Video display evolution has moved in another direction. As higher resolution and multiple gray-level or color planes were added, the screen refresh required higher data rates from the memory, giving less time to the system processor for data management in the frame buffer. As the resolution (pixels/in.²) of the display increases by a factor of 2, the size of the display memory increases by 4, and the display interval for each pixel is reduced by a factor of 4.

The availability of dense, low cost DRAMs allowed expansion to higher resolutions (from a memory chip cost standpoint), but the DRAM architecture (1 bit wide) increased the data bus traffic needed to refresh the screen image. Graphics system controllers were added to the system to isolate the large bandwidth display bus from the system bus. If this isolation had not occurred, system processor throughput would have been seriously degraded. The

data bus would be clogged with data passing from the frame buffer to the display.

The memory required for the frame buffer RAM is typically 10 (for black and white) to 40 (for 4 bits per pixel) times larger than the display list RAM in the mixed text system. Display data transferred to the screen loads the data bus so that there is considerably less time available to update the frame buffer memory than the display list RAM. Yet, since the nature of the data is single pixels, it requires more manipulating than display characters. More memory must then be accessed more often, and in less time. Hardware additions often implement many basic display functions, since there are not enough available memory accesses for software to optimally update the RAM.

The mixed video system consists of three memory subsystems, each containing a memory controller, memory logic, and glue logic. Glue logic also connects the controller to the system processor, and provides the required memory array drive. Each subsystem contains similar logic functions. Yet, the functions cannot be shared and still survive the data transfer bottleneck to the screen. Therefore, this is where DRAM features (actually, lack of features) have most influenced video system design. The many design approaches involving dedicated hardware control compensate for the limited accesses available to the memory. These approaches have partially relieved bus contention problems. But, the cost has




Fig 2 Unifying text and graphics eliminates redundancies. This results in faster and lower cost systems.

been a loss of system flexibility and compatibility for effective system upgrade. Dedicated controllers tend to lock the system into a set of fixed commands, character fonts, and data structures.

A high resolution (1024 x 1024 or 1280 x 1024) graphics display, as used in CAD systems, requires data from the refresh buffer at between 75 and 125 MHz from each plane, dependent upon the actual display device (monitor) specification. This is independent of the graphics controller's need to access the refresh buffer in order to update the image stored in memory. In the following analysis of system performance, a 1024 x 1024 noninterlaced display is used as a guide. Table 1 values describe the timings used in the analysis. Total frame time in Fig 3 consists of the active display interval, horizontal blanking interval (horizontal retrace), and the vertical blanking interval (vertical retrace).

A typical video system design

The 88-MHz pixel data rate is in direct conflict with the need to update the memory quickly. The display refresh and the memory update must share the same data bus in the mixed text system. Updating the high resolution screen in a reasonable time frame requires some cycles to be available during the active display interval. A 1024 x 1024 display could be built using sixteen 64-Kbit DRAMs. But, even with the fastest parts, it is extremely difficult to get the video data rate required, and to be able to do useful screen image manipulations without reverting to a second (double) frame buffer.

The TMS4416 16-K x 4 RAM provides the large video bandwidth required in medium to high resolution video systems. Many systems that incorporate 16-K x 4 RAMs use the previous generation of 16-Kbit memories, and are using the x4 as a replacement for four 16-K parts. A wide-word architecture provides more data lines per depth of memory using standard DRAM access timing. Addressing four times as many bits per device simplifies the hardware needed to create the display frame buffer.

Wide-word devices used within the frame buffer provide the width needed to achieve the necessary bandwidth for display (Fig 4). This brute force design yields 64 data bits and requires a 64-bit shift register—all bits are loaded in parallel. The pixel clock is running at 88 MHz. S0 and S1 control the loading and shifting of the register. This approach contains the advantage of data access interleaving, first an interval for the processor access, and then an interval for the display access to the memory. It is more easily designed and manufactured than a similar approach using 16-K x 1 devices, and is much more reliable due to component and power reductions. The disadvantage is that there must be a way to buffer the data bus in order to convert from the

Pixel clock frequency	88.00 MHz
Pixels per scan line	1380
Lines per frame	1063
Displayed pixels per scan line	1024
Displayed lines	1024
Horizontal blanking interval	4.05 μ s
Vertical blanking interval	611.60 μ s
Pixel time	11.36 ns

64-bit wide video section to the 16-bit wide system processor. In this design, a 64 to 16 multiplexer serves this function.

In the TMS4416 implementation of this circuit, there is one access available to the graphics controller for each display cycle. There are no highly critical access timings for the 16-K x 4, as the 64-bit shift register is loaded once each 727 ns (64 times 11.36 ns), and processor timing is assumed to be tightly coupled to the video shift rates. The storage cell refresh required by the DRAM is satisfied by reading across the memory chip rows for display accesses, and therefore does not require any additional logic or control. Even with all the data lines needed to connect the 64-bit shift register, this design runs at the top of its capability. If more flexible and higher performance systems are needed, the x4 RAM is not appropriate.

Many earlier high end video systems used the double buffer technique to avoid contention problems




Fig 3 In a high resolution video display, the total frame time is the sum of active display time, and horizontal and vertical blanking intervals.




Fig 4 A brute force frame buffer design using wide-word memory devices provides interleaving of data accesses, and easier design and manufacturing compared with circuits using less dense memories.

between the graphics controller and the display refresh. In this scheme, two display frame buffers are used—one provides information for the display, the other is available to the graphics controller for updates. When the new drawing is complete, the system switches the function of the two buffers. Though this allows more interaction with the memory, it is at the expense of doubling the memory requirement. Also, when the buffers are switched, the graphics controller does not have a copy of the most recently available data image. In many systems, a form of DMA copies the data from one buffer to the other, effectively cutting the time available to the controller in half. Again, the system suffers from the lack of capability within DRAMs.

New systems are designed to be as functional to the end user as possible. The system must be flexible, tailored to individual needs, compatible with systems currently in use, and cost effective. Most new systems support multiple windows in order to display several simultaneous functions, and allow data manipulation within one window without affecting the contents of another window. But, there is a need to mix text and graphics information within a window.

Hardware control requires a large investment in design and components within the video system. New system architectures are needed to remove the display data-transfer bottleneck, eliminate redundant logic functions, and improve the system flexibility to conform to individual needs. Just as the industrial controller has progressed from a collection of SSI devices, to MSI, and now to single-chip processors, the video system control functions are moving from multiple subsystems to dedicated, optimized components.

Meeting the demands

The TMS4161 multiport video RAM remedies these problems by combining a standard 64-K x 1 DRAM with a 256-bit shift register, and the necessary controls to transfer data between the memory array and the shift register in a single package. By allowing simultaneous, asynchronous access to the two ports,

the video RAM allows the system processor and the display refresh to work independently. Thus, the need for double buffering is removed, giving maximum time for the system processor to access the memory. The memory array access of the video RAM conforms to the signal and timing requirements of a standard DRAM. The onchip shift register supports high resolution data rates, and reduces video data shift logic and timing generation circuitry complexity. The shift register is configured as 4 linked 64-bit shift registers, able to provide shift lengths of 64, 128, 192 or 256 bits. These features help meet primary design criteria, and yield enhanced features for the video system.

The video RAM allows a more flexible approach to a video system design that eliminates mixed graphics approach patches. With the latter design, a bottleneck restricts data flow due to the single random access port on standard DRAM devices. Merging memory subsystems in a unified system substantially reduces design effort and cost. Redundant logic is eliminated by using the same functions for the video RAM as for system memory control. The logic required for the DRAM and video control section is currently implemented using several programmable logic arrays and MSI circuits (Fig 5). These could be placed in a gate array or other custom device.

The divider circuit is the only high speed device required, other than the external shift register, and provides the other logic with the appropriate timing signals. Not shown is the control to the external shift register, since it changes with implementation. A microprocessor or other controller can access the memory by issuing a MEMREQ/ with the appropriate read or write strobe. All other functions and timings are performed by the state sequencer.

A frame buffer using the video RAM could use a scan-line mapping architecture. This approach could also be used in the frame buffer of an existing design, although the full advantages of the dual-port would not be realized.

Scan-line mapping refers to positioning the memory devices to correspond to relative bit placements within a display scan line. Logic reduction in

the frame buffer is evident, since there is only a 16-bit shift register, and no data bus buffer/separators requirement, as in the x4 example. In this particular example, each transfer from the memory array to the shift register moves a total of 4096 bits, which provide the data for four 1024-pixel scan lines. Onchip shift register data is loaded into the 16-bit shift register to accelerate the data to the required 88 MHz. The data in the memory's shift register is clocked at 5.5 MHz, well below the device's maximum clock frequency of 25 MHz. The timing for the video RAM is derived from the pixel clock to keep the system timings synchronous.

For this design, the row address strobe (RAS) cycle consists of 10 pixel clocks for the 114-ns precharge period, and 15 clocks for the 170-ns RAS low time, for a total period of 284 ns. All cycles (refresh, read, write, and transfer between arrays and shift register) use the same timings, with differences in the sequencing of the other control inputs to the video RAM (CAS/, W/, and TR/QE/). Each device holds every sixteenth pixel along the scan line of 1024 pixels in each of the 16 devices. A 16-bit processor can directly access the memory array for image manipulation if it recognizes the appropriate addressing arrangement. Thus, the system processor can issue the address of the row and column for the desired pixel. The decoding of the active chip (when accessing via the DRAM port) may be done in hardware or as an internal operation of the processor.

The 256-bit register on the video RAM can be used by the video control logic to manipulate data as well as shift the data to the display. One way to employ this register is to clear (erase) the display quickly. The processor can write to the 256 locations corresponding to one row in the memory. This row can be transferred to the shift register. The shift register to memory transfer of the memory clears the remaining rows of the memory in 255 cycles. [Alternately, the serial input (SIN), could be grounded and SCLK clocked 256 times to load the shift register with all 0s.] Thus, the frame can be erased in a fraction of the vertical retrace interval of 612 μ s, for improved performance in those applications requiring rapid screen clear.

Unlimited access

Since the video RAM shift register can be loaded from memory as little as once each four scan-line times for CRT refresh, the system processor has virtually unlimited access to the display memory. During a single 16.67-ms frame time, there would need to be 256 display access cycles (one of the video RAM's shift registers loads from memory for each four scan lines), and 1087 memory cell refresh cycles (a minimum of 256 refresh each 4 ms), which remove a small portion of the available time for updating




Fig 5 RAM and video control logic for a unified design can be implemented with programmable logic arrays and MSI circuits. A gate array or custom device could integrate the entire function in a high volume application.

the screen. The time for this overhead can therefore be calculated as:

$$MC \times (\#DIS + \#REF)$$

$$284 \times (256 + 1087) = 381 \mu s$$

Where MC is memory cycle time,
 #DIS is the number of display cycles, and
 #REF is the number of refresh cycles.

So, in a single frame, all but 381 μ s (about 2.3 percent) of the interval to be used by the system processor for display update are available. The remaining 97.7 percent of the time to scan a complete frame is available for access by the system processor. This allows memory accesses to follow logical, predictable patterns, and consistent timing sequences. These uniform cycles reduce the system hardware burden to fit memory update accesses into a narrow window or burst.

Modern screen imaging techniques indicate that hardware should not be used for read scrolling, to maintain maximum system flexibility. Designs usually call for moving data within defined regions of the frame buffer. However, for systems with hardware scrolling, the 256-bit register on the video RAM can be used by the controller to manipulate scan-line data in the displayed image. Data from one memory row can be transferred to the shift register, and then transferred back to another row (without shifting the data), which moves the pixel data from one displayed row to another. Several such transfers can be made, giving the effect of scrolling a full screen image vertically. This will scroll the entire width of the screen, so it may not be appropriate in a system with windows, where the scroll must be done in software.

TABLE 2
Maximum Accesses to Arbitrarily Located Region

Region Size	Scan Line	Symmetric	Improvement
32 x 32	96	81	15 percent
18 x 18	54	25	54 percent
16 x 16	32	25	22 percent
10 x 10	20	9	55 percent
8 x 8	16	9	44 percent
4 x 4	8	4	100 percent

In scan-line architecture, a move of one row to an adjacent row within the video RAM results in moving the displayed line four scan lines vertically. To scroll an entire screen of lines would take:

$$(MTS + TC) \times \#ROW$$

$$(284 + 284) \times 256 = 145 \mu s$$

Where MTS is the time for a memory
to shift register transfer,

TC is the shift register to
memory cycle time, and

#ROW is the number of rows to be moved.

This scroll operation could wrap the image around the screen, or the processor could update the display memory with a new portion of the image. The ability to move rapidly the screen image vertically may have application for some realtime systems or forms of animation, since it gives the system processor more time to update the displayed image.

The scan-line technique is preferred because it is simple and logical, and offers direct processor to memory mapping. Although scan-line mapping is generally best, other memory chip to pixel mapping schemes can be advantageous. In such a system, the drawing hardware may be able to update multiple pixels at each memory access. Unfortunately, it is exceptional for multiple pixels to occur in horizontal lines, such that writes could occur parallel to (along) the scan line. Data manipulations of the display involve the equally probable writing of multiple

pixels vertically, diagonally, and horizontally to create an image. Most data manipulations involve pixels within an arbitrary region occupying multiple scan lines. Using the scan-line mapping technique, these arbitrary regions will most likely not align with the work boundaries accessed by the graphics controller, thus requiring multiple accesses.

Opting for the symmetrical architecture

One method to reduce the number of accesses necessary to transfer an arbitrary block, and to minimize the access of unnecessary pixels, is to use a symmetrical architecture for the frame buffer memory array. The symmetrical architecture uses one 4-bit shift register per plane rather than the 16-bit shift register of the scan-line approach. It cascades video RAMs by connecting the serial output of one device to the serial input of another to move 1024-column data bits to the 4-bit shift register. As in the scan-line method, an array-to-shift register transfer occurs once each four scan lines, but the data is now shifted out of the video RAMs at 22 MHz. The mapping to the screen shows that when the system processor operates on the frame buffer, it accesses a 4 x 4 block of pixels. The manipulation of an arbitrary memory image will generally require fewer accesses, since the number of pixels operated on by the system processor will be maximized (included unnecessary pixels will be minimized).

Table 2 compares the maximum number of accesses required to read or write variously sized, arbitrarily located regions using the implementations described. For the smaller regions, symmetrical mapping yields the greatest improvement in required accesses. The pixels of no interest occur at the boundary edge of the region. In addition, accesses internal to a large region do not contain any unnecessary pixels.

The symmetrical mapping architecture causes the scan-line data to correspond to the 256 columns within the same row of four memory devices. Each device corresponds to every fourth pixel in the scan




Fig 6 The video RAM organization offers the consolidation of memory, made possible by unified text and graphics design.




Fig 7 This frame buffer design provides four planes of display memory accessible to a 16-bit processor using 80 video RAMs.

line. A 16-bit processor can directly access the memory array for image manipulation, using the appropriate addressing arrangement. The system processor can directly issue the address of the row and column for the desired pixel. The decoding of the active chip may be done in hardware or as an internal operation of the processor.

To implement a 1280 x 1024 display (which is becoming somewhat standard), twenty 64-Kbit memory devices are required. There are apparent problems, however, with the use of a 16-bit processor with 20 memory devices. A bit-slice processor with 20 data bits could be used, but may not be practical for many systems. If a 16-bit processor is used, either the processor will access some or all of the memory as partial words (eg, 5 banks of 4 bits, or 1 bank of 16 bits and 1 bank of 4 bits), or extra memory is designated for use in video access. The use of partial words is possible. However, the added calculations to determine bit positions and increased number of accesses needed to update the display will cause some system performance degradation. This can be avoided by adding memory to fill out the data bus to a multiple of the processor width. This memory will not be wasted, since graphics systems typically require large regions of scratchpad memory to be used by the processors for placing text fonts, display lists, and for use in the calculations of drawing the displayed images.

Since more memory is required, the use of 32 video RAMs can simplify the task of matching the memory width to the processor width. If the memory is organized as shown in Fig 6, the transfer from array to shift register would place 4096 bits into the on-chip shift register. The data for 3 scan lines can be taken from these 4096 bits, leaving 256 unused bits. The display will use a total of 175,104 bytes (163,840 displayed and 11,264 left at the end of the rows) of the 262,144 bytes in the RAM. This noncontiguous memory amounts to about 4.3 percent of the total memory. The remaining 87,040 bytes consolidated

within the second bank of video RAMs are available for use as system memory or scratchpad memory.

Lookup table eases calculations

To make the task of calculating the starting address of each scan line easier, a 1024-word table (2048 bytes), is set aside as a lookup table. Using a table to point to the start of the memory to be used for display allows rapid changes in portions of the screen image while not affecting other areas. When the same memory can be used for either display or system memory, the cost effectiveness and flexibility of the system is improved. The unified text and graphics design approach allows memory consolidation, especially in those systems where nonpower-of-two displays are used.

Fig 7 shows a possible implementation of a 1280 x 1024 frame buffer to provide four planes of display memory accessible to a 16-bit processor using 80 RAMs. The processor will access all four planes of data for each of four pixels, from what it considers as five banks of 16 memories. The data for display within each of the planes appears as four banks of five devices so that the array to shift register transfer will load four scan lines of data. The difference in this organization is the relative position of the four pixels accessed by the processor. The mapping separates the four pixels accessed by 1280 pixels into a vertical line. Depending on the address scrambling, the processor could map the memory sequentially in vertical rows rather than horizontal lines. The 5-bit shift registers allow the video dot rate to go up to 125 MHz before the data capacity of the RAMs is exceeded.

A 256K DRAM Organized for Applications Solutions

Gregory B. Clark
Systems Engineer
Texas Instruments Incorporated
Houston, Texas

Joseph M. O'Hare
256K Product Engineering Mgr.
Texas Instruments Incorporated
Houston, Texas

ABSTRACT

The need for high density dynamic random access memory (DRAM) will continue to increase with the increased requirements of applications software. A 256K DRAM which combines increased memory density and high performance to satisfy more sophisticated applications is described. The 256K DRAM has been organized to provide for both a $256K \times 1$ and a $64K \times 4$ architecture. System requirements will dictate which architecture is more effective in satisfying an application. In addition, the refresh scheme and device pinouts allow the 256K DRAM family to be the first truly upwards compatible generation of 5 volt DRAMs. A technique where memory system upgrade can be accomplished in modular increments is demonstrated.

INTRODUCTION

As applications software becomes more sophisticated, the need for high density dynamic random access memory (DRAM) will continue to increase. On the average, system memory size will increase three to four fold requiring larger boards, additional boards, sophisticated packaging techniques, or denser memory. Figure 1 is a projection of the average increase in dynamic memory per system that will be necessary to accommodate more sophisticated applications programs over the next five years. Coincident with the increased memory requirements, however, is the introduction of the next generation DRAM, the 256K. These latest generation devices will provide four times the amount of memory in the same board area as with 64K DRAM's. In addition, more device features will provide the flexibility to maximize utilization of 256K DRAMs in specific applications. This paper will describe a 256K DRAM, its technology and architecture, and how it simplifies the needs of expanding applications.




Figure 1. Projected DRAM Memory Increase Per System

FEATURES AND CHARACTERISTICS

The development of the 256K DRAM required new process technology [1] in addition to further scaling of the SMOS (Note 1) process.

With the announcement of the 256K DRAM's, it is apparent that the choice of architecture, silicide material, number of polysilicon/metal levels, and design techniques are numerous [2,3]. The TMS4256, 256K \times 1 DRAM, is fabricated with a single metal, double level polysilicon (Note 2) process for performance and simplicity. The features of the technology are listed in Table I.

NOTES: 1. SMOS, scaled NMOS, is the proven technology of the TMS4164, 64K DRAM

2. Polysilicon and polysilicon/silicide

Table I. Technology Features

Bit Line	Aluminum
Word Line	Polycide
Tox (Periphery)	400 Angstrom
Tox (Cell)	200 Angstrom
Cell Capacitance	50 fF
C (bit line)/C (Cell)	8
Redundancy	Laser
Technology	Double Poly*
Design Rule	2 Micron
Metal Width (Min)	2 Micron
Chip Size	4.6mm x 8.7mm

*Polysilicon/polycide

Folded metal bit lines and polycide word lines provide an optimum signal for sensing and high speed performance. This signal is a result of low bit line capacitance and minimum word line delay. The double polysilicon approach required only the addition of a polycide process to an already proven technology.

The dimensions of the chip are 4.6 mm x 8.7 mm and can easily fit into a 300 mil plastic package. Over 72% of the die area is devoted to the memory array and decode circuitry as is illustrated by Figure 2, the chip photograph.

Four redundant columns and four redundant rows (Note 3) have been included to maximize yield in the early stages of production. Laser blowing of polycide fuses accomplishes the task of removing the defective row(s) or column(s) and replacing them with the proper redundant row(s) or column(s). Repaired memory has been characterized and no performance or reliability degradation was observed.

Typical speed and power characteristics are shown in Table II. The typical power dissipation at 3.8 MHz operation is 250 mW while in standby mode it is only 12.5 mW. Typical access speeds from row address strobe (RAS) of 105 ns have been measured.

Table II. Typical Characteristics

Organization	256K x 1. 64K x 4
T (RAC)	105 ns T (RCD) = 25 ns
T (CAC)	62 ns
I _{DD} (operating)	50 mA T (RC) = 260 ns
I _{DD} (standby)	2.5 mA
Refresh	256 cycle, 4 ms
Package	16 Pin, 18 Pin 300 mil
Nibble Sequence	(0,0) - (0,1) - (1,0) - (1,1)
ESD	> 2 kV*

*MIL-STD-883B. Method 3015

NOTE: 3. Physically, eight rows on the chip

The voltage range of operation is shown in Figure 3. The specified supply voltage, V_{DD} is 5 volts ± 10%; the actual performance is shown to be from 3.5 volts to greater than 7.0 volts.




Figure 2. The 256K Chip Photograph




Figure 3. t_{RAC} Versus V_{DD}

ARRAY ARCHITECTURE

The 256K DRAM has been designed to provide optimum flexibility in terms of I/O's for system data bandwidth. The lead established by the 64K DRAM, with both 64K × 1 and 16K × 4 organizations, has been followed by the 256K DRAM. The memory architecture is designed for 256K × 1 and 64K × 4 I/O structures. One step further is the addition of a nibble mode option. Since its introduction [4], nibble mode has become an additional feature on many first generation 256K devices. The 256K offers the flexibility of utilizing either a nibble mode or page mode DRAM.

Furthermore, the memory array of the 256K DRAM is compatible with the following options:

1. 256K × 1 (TMS4256, Page Mode)
2. 256K × 1 (TMS4257, Nibble Mode)
3. 64K × 4 (TMS4464, Page Mode)

The functional block diagram of the 256K × 1 and 64K × 4 are shown in Figures 4 and 5. By examining these figures, two significant differences in the block diagrams are noted. First, on the 256K × 1 (Figure 4) the most significant address A8 performs a one of four selection to provide a single output. This address is not required for the 64K × 4 device as all four data bits are required, one for each DQ pin (Figure 5). Second, an additional control signal, \bar{G} or output enable, is available on the 64K × 4 to provide additional HI-Z/enable flexibility on the DQ pins.




Figure 4. 256K × 1 Block Diagram




Figure 5. 64K x 4 Block Diagram

The unique array architecture can be appreciated by looking one level deeper into the functional diagram. Figure 6 illustrates how one memory array access generates four data bits internally. Essentially, the X-word lines for the top and bottom array are selected simultaneously (effectively one word line). One Y-decoder will select four sense amplifiers; as a result, four memory cells are accessed. The four bits can be: 1. decoded by RA8 and CA8 for the TMS4256; 2. shifted from the four intermediate output buffers using an A8 (AY8, AX8) sequence nibble operation for the TMS4257 (see Table II); or 3. loaded to four DQ buffers for the TMS4464.




Figure 6. Functional Diagram

The array architecture also maintains the 256 cycle, four millisecond refresh that was standardized on the TMS4164 and TMS4416. This was accomplished by organizing the array as 256 rows and 1024 columns in four 64K blocks.

INCREASED REFRESH FLEXIBILITY

In addition to conventional refresh methods, the 256K DRAM family has been designed with expanded capabilities. Refreshing the device can be accomplished with any of the following techniques:

1. Normal Read/Write operation,
2. RAS-only-refresh cycle,
3. CAS-before-RAS refresh cycle (CBR), and
4. Hidden refresh cycle.

The 256K design includes an internal refresh address counter. This counter provides the row address to be refreshed in a CBR or Hidden refresh cycle. With this feature, an external refresh address does not have to be supplied by the user. The memory system design simplification is illustrated in Figures 7 and 8. Note that both an external refresh address counter and multiplexer have been eliminated with the utilization of CAS-before-RAS refresh.

The timing diagrams for the various refresh cycles are shown in Figure 9. It is significant to observe from the timing diagrams that the address is in a "don't care" state during the RAS negative transition for the CBR or hidden refresh cycles.

GENERATION TO GENERATION COMPATIBILITY

The pinout of the 256K \times 1 and 64K \times 1 devices (Figure 10) illustrates the pin-for-pin compatibility with the exception of pin 1 on the 256K \times 1. This is designated as the ninth address pin since 18 addresses are necessary to decode one of 256K memory locations. From the board layout perspective, only an additional trace will be necessary to accommodate the ninth address pin. However, an additional multiplexer (2 to 1 MUX) is necessary since typically they are available in 4-bit increments only. If an external DRAM controller chip is to be utilized, a provision for the additional addressing bit may already be accommodated. The same refreshing scheme as used by the TMS4164, 64K \times 1, generation devices will also be used by 256K \times 1 devices; specifically, 256 cycles in a 4 ms period. The additional address pin is simply ignored by the refresh address generation circuitry when refresh occurs.




Figure 7. $\overline{\text{RAS}}$ -Only Refresh Implementation




Figure 8. $\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ Refresh Implementation




Figure 9. Refresh Cycle Alternatives




Figure 10. \times 1 DRAM Pinouts

The 16K \times 4 (TMS4416) and 64K \times 4 (TMS4464) generation devices are the first entirely pin-for-pin compatible dynamic RAM generations (Figure 11). A system designed for TMS4416 devices will be able to immediately utilize a TMS4464 device. The main adaptation will be in the memory map circuitry where there is suddenly four times the available amount of memory. The TMS4416 devices employ an 8-row address, 6-column address decoding matrix to yield four bits from 65,536 possible memory locations. This decoding scheme provided the four bits all from the same row since the eight row address bits decode 1 of 256 rows, and the six column address bits decode 4 of 256 columns. Despite only 6 column bits being necessary, the trace layout included the eight address lines for row address decoding requirements. The 64K \times 4 was designed to comprehend an




Figure 11. $\times 4$ DRAM Pinouts

8 row address, 8 column address decoding matrix in order to maintain compatibility with the previous generation. Since the architecture is arranged as 256 rows by 1024 columns, all four data bits are selected on the same row. Eight traces have already been incorporated in the layout so no changes will be necessary for the TMS4464 board layout.

The generation-to-generation compatibility offers the ability to simply replace new generation devices for older generation devices with the appropriate board layout; thus, memory expansion can be taken advantage of with a minimum of board re-configuration. With the right support circuitry as illustrated by Figure 12, the memory size can be increased in a modular fashion to correspond with increased memory requirements from software. A TMS4416 to TMS4464 conversion system is a good example. Memory mapping for a TMS4164 to TMS4256 conversion system would be very similar except for the provision for a ninth address line. Consider an application that calls for a 16K word minimum memory requirement to be increased by minimal steps until a full 256K words are available by virtue of a fully populated 64K $\times 4$ DRAM system (Figure 13.). This allows the user to increase memory to align it with his expanding software requirements without an immediate four-fold memory increase. In addition, devices will replace parts already existing on the board; so it is not necessary to purchase complete memory expansion boards. A 64K-word system will require 16 TMS4416 DRAM's arranged as four banks with four devices in each bank. Four TMS4416 DRAM's will provide the required word width.




Figure 12. Memory Board Block Diagram





Figure 13. TMS4416 to TMS4464 Memory Expansion

The added consideration with this type of memory arrangement is mapping the memory from the onset to comprehend the memory increase. This can be accomplished by using addresses A14 to A17 to decode a 32×8 PROM to yield the four $\overline{\text{RAS}}$ bank select signals. Each $\times 8$ location of the PROM (actually only four of the eight bits are used) corresponds to a 16K-word memory block. Table III is a truth table which indicates the decoding scheme for the four $\overline{\text{RAS}}$ bank selects. In the initial system of up to 64K words, memory will correspond to the first four memory locations ($16\text{K} \times 4 = 64\text{K}$). As additional memory is added to the system, each additional 16K block of memory will correspond to subsequent PROM memory locations. Note that the addition of memory can happen in increments of one bank at a time (four devices). A fully populated TMS4464 DRAM system will absorb 16 out of the total 32 PROM memory locations. Thus the most significant PROM address bit, A4, is used as a refresh decode. All PROM memory locations (16, total) which correspond to A4 high activate all four $\overline{\text{RAS}}$ bank select signals. This allows refresh to occur on the current selected row for all system DRAM memory simultaneously. Remember that a TMS4464 DRAM has the

same 256-cycle refresh scheme as a TMS4416 DRAM so a combination system will have no refresh constraints.

A TMS4256 conversion system (Figure 14) from a TMS4164 system will be very similar except that memory will be mapped in 64K-word blocks and would increase from a minimum of 64K-words to a maximum of 1M-words (a fully populated 256K DRAM system).

ORGANIZATION TRADEOFF

The previous compatibility examples illustrate significant differences in the implementation of either a $\times 1$ or $\times 4$ organized DRAM for a particular application. A complete evaluation of the system needs is necessary in order to decide on which organization DRAM to utilize. There are basically three categories to examine when evaluating your system:

1. Memory size requirements,
2. Memory speed requirements, and
3. Expandability requirements of the system.

Table III. PROM Truth Table

$\overline{\text{CS}}$	PROM ADDRESSES					OUTPUTS					SELECTED BANK OF MEMORY			
	A4	A3	A2	A1	A0	Q8	Q7	Q6	Q5	Q4		Q3	Q2	Q1
0	0	0	0	0	0	0	0	0	0	0	0	0	1	Bank 0
0	0	0	0	0	1	0	0	0	0	0	0	1	0	1
0	0	0	0	1	0	0	0	0	0	0	1	0	0	2
0	0	0	0	1	1	0	0	0	0	1	0	0	0	3
0	0	0	1	0	0	0	0	0	0	0	0	0	1	Bank 0
0	0	0	1	0	1	0	0	0	0	0	0	0	1	0
0	0	0	1	1	0	0	0	0	0	0	0	1	0	Bank 1
0	0	1	0	0	0	0	0	0	0	0	0	1	0	1
0	0	1	0	0	1	0	0	0	0	0	0	1	0	1
0	0	1	0	1	0	0	0	0	0	0	1	0	0	Bank 2
0	0	1	0	1	1	0	0	0	0	0	1	0	0	2
0	0	1	1	0	0	0	0	0	0	0	1	0	0	2
0	0	1	1	0	1	0	0	0	0	1	0	0	0	3
0	0	1	1	1	0	0	0	0	0	1	0	0	0	3
0	0	1	1	1	1	0	0	0	0	1	0	0	0	Bank 3
0	1	X	X	X	X	0	0	0	0	1	1	1	1	Refresh All Banks







Figure 14. TMS4164 to TMS4256 Memory Expansion

Memory Size Requirements

The memory size needed to satisfy an application would be the first factor to evaluate in the consideration of either $\times 1$ or a $\times 4$ system implementation. A general rule to apply is to utilize the $\times 4$ organization for memory requirements up to the $\times 1$ memory size, or if $N > 1$, where $N = \times 1$ memory size/memory needed. In the case of 256K DRAMs, for memory less than 256K (bytes, words, etc.) it would be advantageous to utilize 64K $\times 4$ devices. Figures 15 and 16 show a comparison of a system which uses $\times 1$ DRAMs and $\times 4$ DRAMs, respectively, to provide 256K bytes. The same number of memory devices are utilized in each case, but the $\times 1$ device takes up somewhat less space because of the 16-pin package over the 18-pin package of the $\times 4$ device.




Figure 15. 256K Memory System Size
(256K $\times 1$ Implementation)




Figure 16. 256K Memory System Size
(64K $\times 4$ Implementation)

In addition, proper decoding circuitry will be necessary to decode one of the four memory banks of the $\times 4$ implementation. The power savings of enabling only one bank at a time for a memory access will be offset by the power usage of the additional drive and decoding circuitry. The additional circuitry will also take up more board space, and require more signal routing to implement. A listing of relevant parameters is available in Table IV for both a $\times 1$ and $\times 4$

implementation of a 256K-byte system. Up to the 256K byte level, though, the bandwidth advantage of the $\times 4$ devices allows better memory utilization and power savings by enabling one bank of DRAMs during any single memory access. Table V is a comparison of the same parameters for a TMS4464 and TMS4164 implementation of a 128K-byte system. The part count and board area savings of the TMS4464 implemented system is highlighted in Figures 17 and 18.

Table IV. 256K-Byte System

PARAMETERS	256K $\times 1$ DRAM	64K $\times 4$ DRAM
Component Count*	9	10
Board Area	3.34 sq."	4.0 sq."
Power	620 mA	375 mA

*Includes Support Circuitry

Table V. 128K-Byte System

PARAMETERS	64K $\times 1$ DRAM	64K $\times 4$ DRAM
Component Count*	18	6
Board Area	4.89 sq."	2.4 sq."
Power	590 mA	374 mA

*Includes Support Circuitry




Figure 17. 128K Memory System Size
(64K $\times 1$ Implementation)




Figure 18. 128K Memory System Size
(64K $\times 4$ Implementation)

Memory Speed Requirement

The speed required to satisfy specifications for an application is another factor to consider when evaluating the use of $\times 1$ or $\times 4$ organized DRAMs. The minimum cycle time for a 150 ns dynamic RAM is 260 ns. With system decoding and buffer delays within the system, the realistic cycle time will be increased to 300 ns. Memory access becomes critical when the application demands a high performance microprocessor or bit slice controller. High performance microprocessor memory access periods are now reduced to under 200 ns in some cases, while a bit slice memory access period is under 100 ns. Direct interface of $\times 1$ DRAMs would cause the fast processors to execute wait states while waiting for the memory. The example in Figure 19 shows a method in which the utilization of a $\times 4$ device will decrease the average access time of each bit by a factor of up to four. The two least significant addresses decode one of the four latches which provide four times the data bus width worth of data. The processor will have to access the latches four times as often, as memory must be accessed to load the latches. The data from the first latch will be accessed in the normal DRAM access period (300 ns) as all four data latches will be filled. With a typical processor memory access period of 75 ns assumed, subsequent processor memory accesses will access memory from the other three latches allowing for memory access without wait states. This translates to an average cycle time of $[300 \text{ ns} + 3 \times (75 \text{ ns})] / 4$ processor memory accesses or 131 ns. Since most processor instructions occur sequentially over short intervals and require multiple memory operations, the average memory access will be based upon enhanced access time. This compares with the previous average memory cycle time of 300 ns where the processor will be forced to wait for every memory access. Even further enhancement of apparent memory access time can be achieved in systems that allow memory access overlap or pipelined instruction execution. Such a system would have an apparent memory access time approaching 75 ns (or the cycle time of the processor). Obviously, memory speed and memory size are very interrelated when considering this trade-off.




Figure 19. 64K \times 4 Implemented System
Performance Increase

Expandability

The expandability of a system can be sub-divided into two aspects: maximum memory size, and minimum memory increments. The compatibility examples are good illustrations of the granularity advantage of the $\times 4$ devices over the $\times 1$ devices where granularity is a measure of the smallest increment in which memory size can be increased. The increase of total memory size with the modular implementation of 64K \times 4 DRAM's was only in 48K-byte increments; whereas the 256K \times 1 system increased in units of 192K-bytes. By the same token, the maximum attainable memory size for the $\times 4$ system will be 256K-words, whereas the $\times 1$ system can be expanded to a maximum of 1M-words (if maintaining the same level of bank decode logic).

SYSTEM REFRESH CONSIDERATIONS

The use of dynamic RAMs in a system carries with it the responsibility of refreshing the DRAMs at regular intervals. Several refresh alternatives provide the designer the opportunity to adapt a particular refresh scheme to a particular application. The type of refresh to be implemented in a system depends directly on the type and speed of the processor being utilized, since these factors determine the length of time before memory access may be required. Typically in a memory sub-system design, refresh should be as transparent to the system operation as possible. This serves to reduce the interruption of processor access cycles to a minimum and thereby increase the performance of the system. For slow processors, hidden refresh provides the capability to complete a refresh cycle within a processor memory access cycle by latching the accessed data while the refresh is completed. As a result, separate hardware will provide for refresh cycle implementation, eliminating refresh responsibility from the processor. It is interesting to correlate refresh timing requirements of the DRAM memory with the memory access requirements of the processor. The refresh cycle time for a 150 ns DRAM is 260 ns. Hidden refresh implementation in a slow processor system allows enough time to complete both a memory access and a refresh cycle (Figure 20). There will be no affect on processor operation performance due to refresh requirements of the system. In a medium performance processor system, the period of time provided for memory access becomes critical when a refresh must occur. Wait cycles may have to be implemented during a processor memory access which occurs during a refresh cycle to accommodate the additional time that the refresh cycle adds to the memory access cycle. In a high performance system, the memory access cycle will cause the processor to be delayed to allow completion of the memory access. A refresh cycle will cause additional delay to be added to the memory access time. In systems with a processor that gives an indication that it will not be utilizing the memory, a refresh cycle may be inserted to eliminate the degradation of processor throughput because of refresh.




Figure 20. Slow Processor Transparent Refresh

SUMMARY

Design and process technology advances combine to allow the manufacture of a 256K DRAM that is upwards compatible with previous generation 64K DRAMs. The memory array architecture is adaptable to both 256K \times 1 and 64K \times 4 organizations. Device performance is improved due to the use of polycide film, thin gate dielectric insulator, and folded metal bit lines.

Generation-to-generation compatibility provides additional memory for new applications or reduced component count for present applications. Furthermore, the TMS4416 and TMS4464 are pin-for-pin compatible and require no hardware modifications to upgrade.

Refresh requirements are identical between generations of \times 1 and \times 4 DRAMs. The 256K DRAM is available with an internal refresh address counter to accommodate hidden and CAS before RAS refresh schemes.

The performance and flexibility of the 256K DRAM family will meet the increasing system memory requirements without increasing system complexity. As a result, more sophisticated software can be accommodated.

ACKNOWLEDGEMENTS

The authors wish to thank David Gulley for his ideas and directions in the development of this paper. In addition, they would like to thank Frank Miu, and the 256K Design Team for their contributions.

REFERENCES

- [1] M. Smayling, M. Maekawa, "256K dynamic RAM is more than just an upgrade", *Electronics*, Vol. 56, no. 17, pp. 135-137, Aug. 25, 1983.
- [2] T. Fujii et al., "A 90 ns 256K \times 1 bit DRAM with Double-level Al Technology", *IEEE J. Solid State Circuits*, Vol. SC-18, no. 5, pp. 437-440, Oct. 1983.
- [3] T. Nakano et al., "A sub-100 ns 256K DRAM with open bit line scheme", *IEEE J. Solid-State Circuits*, Vol. SC-18, no. 5, pp. 452-456, Oct. 1983.
- [4] S.S. Eaton, et al., "A 100 ns 64K dynamic RAM using redundancy techniques", *Dig. Tech. Papers, ISSCC*, 1981, pp. 84-85.

General Information	1
Interchangeability Guide	2
Glossary/Timing Conventions/Data Sheet Structure	3
Dynamic RAMs	4
Dynamic RAM Modules	5
EPROMs/PROMs	6
ROMs	7
Military Products	8
Applications Information	9
Logic Symbols	10
Mechanical Data	11
ESD Guidelines	12

EXPLANATION OF IEEE/IEC LOGIC SYMBOLS FOR MEMORIES

1. INTRODUCTION

The International Electrotechnical Commission (IEC) has been developing a very powerful symbolic language that can show the relationship of each input of a digital logic circuit to each output without showing explicitly the internal logic. At the heart of the system is dependency notation, which will be partially explained below.

The system was introduced in the USA in a rudimentary form in IEEE/ANSI Standard Y32.14-1973. Lacking at that time a complete development of dependency notation, it offered little more than a substitution of rectangular shapes for the familiar distinctive shapes for representing the basic functions of AND, OR, negation, etc. This is no longer the case.

The current standards are IEC Publication 617-12, 1983, and ANSI/IEEE Standard 91-1984. Most of the data sheets in this data book include symbols prepared in accordance with these standards. The explanation that follows is necessarily brief and greatly condensed from the explanation given in the standards. This is not intended to be sufficient for those people who will be developing symbols for new devices. It is primarily intended to make possible the understanding of the symbols used in this book.


2. EXPLANATION OF A TYPICAL SYMBOL FOR A STATIC MEMORY

The TMS47128 symbol will be explained in detail. This symbol includes almost all the features found in the ROMs, PROMs, and EPROMs.

The address inputs are arranged in the order of their assigned binary weights and the range of addresses are shown as A_n^m where m is the decimal equivalent of the lowest address and n is the highest. The outputs affected by these addresses are designated by the letter A, as data inputs would also be if the device were a RAM.

The polarity indicator ∇ indicates that the external low level causes the internal 1-state (the active or asserted state) at an input or that the internal 1-state causes the external low level at an output. The effect is similar to specifying positive logic and using the negation symbol \circ .

The ∇ symbols indicate three-state outputs. Three-state outputs will always be controlled by an EN function. When EN stands at its internal 1-state, the outputs are enabled; when EN stands at its internal 0-state, the outputs stand at their high-impedance states. Sometimes the EN is a single input but in the illustrated case, it is the output of a three-input AND gate. All three inputs (pins 20, 22, and 27) are active low so if any one of them goes high, the outputs will be disabled. The upper one of these three inputs (pin 20) has another function. When nonstandard labels and explanatory labels are used within symbols, they are enclosed within square brackets. Here we find the label "[PWR DWN]". This is intended to indicate that if pin 20 is high, the memory will go to a low-power standby state.



3. THE BASICS

Section 3.1 illustrates the most common building blocks that are used in constructing symbols for memories. On the left are shown the symbols that specify the active levels for level-operated inputs, and the direction of active transition for dynamic inputs.


It is preferred to show all input lines on the left and all output lines on the right. When an exception is made to this left-to-right signal flow, an arrowhead is used to show the reverse signal flow.

Three symbols are shown that indicate 3-state, open-drain, and open-source outputs. If none of these are used, the output should be assumed to be totem-pole. The common control block is a point of placement for inputs that affect an array of elements.


The drawings on the right define the three forms of *dependency notation* used in this book. At an input (or output) that affects other inputs or outputs, a letter (G, C, or Z) is placed followed by a number. That same number is placed at the affected inputs and outputs. The letter G indicates that an AND relationship exists; if the affecting input stands at the 0-state, it imposes that 0-state on the affected input or output. The letter C indicates a control relationship, usually between a clock and a D (data) input. If the C input stands at its 0-state, the affected input is disabled. A D input is always an input to a storage element, which it either sets to the 1-state or resets to the 0-state, unless the D input is disabled to have no effect. Z dependency is used to transfer a signal from one place in a symbol to another, for example from the output at Z4 across to a terminal labeled "4", or from the output at Z5 back to the "5" where it serves as an input with no terminal attached.

3.1 DIAGRAMATIC SUMMARY


INPUTS




G (AND) DEPENDENCY




INPUT/OUTPUT




C (CONTROL) DEPENDENCY




OUTPUTS



Z (INTERCONNECTION) DEPENDENCY



COMMON CONTROL BLOCK



*The active-low indicator may be used in combination with the 3-state and open-circuit indicators.


†L-types include N-channel open-drain and P-channel open-source outputs.

‡H-types include P-channel open-drain and N-channel open-source outputs.

LOGIC SYMBOLS

4. EXPLANATION OF A TYPICAL SYMBOL FOR A DYNAMIC MEMORY



4.1 THE TMS4116 SYMBOL



The TMS4116 symbol will be explained in detail for each operating function. The assumption is made that Sections 2 and 3 have been read and understood. While this symbol is complex, so is the device it represents and the symbol shows how the part will perform depending on the sequence in which signals are applied.

4.2 ADDRESSING

The symbol above makes use of an abbreviated form to show the multiplexed, latched addresses. The blocks representing the address latches are implied but not shown.



Logic Symbols

10


When \overline{RAS} goes low, it momentarily enables (through C20, \blacktriangleright indicates a dynamic input) the D inputs of the seven address registers 7 through 13. When \overline{CAS} goes low, it momentarily enables (through C21) the D inputs of the seven address registers 0 through 6. The outputs of the address registers are the 14 internal address lines that select 1 of 16,384 cells.

4.3 REFRESH




When \overline{RAS} goes low, row refresh starts. It ends when \overline{RAS} goes high. The other input signals required to carry out refreshing are not indicated by the symbol.

4.4 POWER DOWN




\overline{CAS} is ANDed with \overline{RAS} (through G24) so when \overline{RAS} and \overline{CAS} are both high, the device is powered down.

4.5 WRITE



By virtue of the AND relationship between \overline{CAS} and \overline{W} (explicitly shown), when either one of these inputs goes low with the other one and \overline{RAS} already low (\overline{RAS} is ANDed by G23), the D input is momentarily enabled (through C22). In an "early-write" cycle it is \overline{W} that goes low first; this causes the output to remain off as explained below.

4.6 READ



The ANDed result of \overline{RAS} and \overline{W} (produced by G23) is clocked into a latch (through C21) at the instant \overline{CAS} goes low. This result will be a "1" if \overline{RAS} is low and \overline{W} is high. The complement of \overline{CAS} is shown to be ANDed with the output of the latch (by G24 and 24). Therefore, as long as \overline{CAS} stays low, the output is enabled. In the "early-write" cycle referred to above, a "0" was stored in the latch by \overline{W} being low when \overline{CAS} went low, so the output remained disabled.

LOGIC SYMBOLS



5. SYMBOLS FOR DYNAMIC RAM MODULES

A dynamic RAM module is created by attaching separate DRAMs in chip-carrier packages to a common substrate. The symbols for the composite memory thus created starts with the symbol for the original DRAM and is used with as little change as possible.


So far, two types of organizations have evolved. In the first, all like address and control inputs are connected in parallel between the separate packages. Taking the TM4256EQ5 as typical of this group, the symbol starts with that of the TMS4256 with the qualifying symbol changed from "RAM 256K x 1" to "RAM 256K x 5", and this becomes a common control block for an array of five input-output elements shown below it.

In the second type of organization, of which the TM4256FC1 is typical, most of the address and control lines are parallel connected, but some are brought out separately for each of the DRAM packages. In order to maintain the recognizability of the original TMS4256 symbol, it has now been placed in the first element of the array. The empty rectangles located below the first element represent three other identical elements. Now interconnection (Z) dependency has been used (see 2 and 2.1) to show how CAS, W, D, and the address inputs connect to the first element, and since these inputs are located in the common control block, the connections apply equally to all the elements. The connections for $\overline{\text{RAS}}1$, $\overline{\text{RAS}}2$, $\overline{\text{RAS}}3$, and $\overline{\text{RAS}}4$ apply only to the individual elements.


Logic Symbols



The drawings below illustrate the handling of control lines that in the original symbol were broken up into active-high and active-low functions. To make the combined symbol, the one of the two levels that seemed most appropriate was chosen, and then bars were used over the dependency numbers if necessary. For example, PWR DWN is an active-high function of pin 3, but it was decided that pin 3, $\overline{\text{RAS}}$, should be considered active low. The bar over the number 39 indicates that PWR DWN is a function of the complement of Z39 (ANDed with the complement of Z40 through G24), and the complement of active low is active high.



Another modification of the basic symbols that can occur in either organization is illustrated by the TM4256GP8. The TMS4256 has separate input and output pins. In the module, these have been connected together to form a single I/O port. In the module symbol, this is indicated using Z dependency to transfer the output signal from the right side to the left side.



If you have questions on this Explanation of IEEE/IEC Logic Symbols, please contact:

F. A. Mann MS49
Texas Instruments Incorporated
P.O. Box 225012
Dallas, Texas 75265
Telephone (214) 995-2867

IEEE Standards may be purchased from:

Institute of Electrical and Electronics Engineers, Inc.
345 East 47th Street
New York, N.Y. 10017

International Electrotechnical Commission (IEC) publications may be purchased from:


American National Standards Institute, Inc.
1430 Broadway
New York, N.Y. 10018

General Information	1
Interchangeability Guide	2
Glossary/Timing Conventions/Data Sheet Structure	3
Dynamic RAMs	4
Dynamic RAM Modules	5
EPROMs/PROMs	6
ROMs	7
Military Products	8
Applications Information	9
Logic Symbols	10
Mechanical Data	11
ESD Guidelines	12

general


Electrical characteristics presented in this catalog, unless otherwise noted, apply to device type(s) listed in the page heading, regardless of package. Factory orders for devices described should include the complete part-type numbers listed on each page.

MOS memory device numbering system



	Max Access		
TMS Commercial MOS	- 4 45 ns -20 200 ns	DJ Plastic SOJ Package	E -40°C to 85°C
SMJ Military MOS	- 5 55 ns -25 250 ns	FM Plastic Chip Carrier	L 0°C to 70°C
TMX Pre-production MOS	- 7 70 ns -30 300 ns	FP Plastic Chip Carrier	M -55°C to 125°C
	- 10 100 ns -35 350 ns	J Cerpak/Cerdip	S -55°C to 100°C
	- 12 120 ns -45 450 ns	JD Side Braze	
	- 15 150 ns	N Plastic DIP	

TI single-in-line package nomenclature



†The board dimensions for the various single-in-line package designators are given on pages 11-16 thru 11-23.

manufacturing information

Die-attach is by standard gold silicon eutectic or by conductive polymer.

Thermal compression gold wire bonding is used on plastic packaged circuits. Typical bond strength is 5 grams. Bond strength is monitored on a lot-to-lot basis. Any preseat bond strength of less than 2 grams causes rejection of the entire lot of devices. On hermetic devices either thermal compression or ultrasonic wire bonding is used. All hermetic MOS LSI and VLSI devices produced by TI are capable of withstanding 5×10^{-7} atm cc/sec inspection and may be screened to 5×10^{-8} atm cc/sec fine leak, if desired by the customer, for special applications.

All packages are capable of withstanding a shock of 3000 g. All packages are capable of passing a 20,000 g acceleration (centrifuge) test in the Y-axis. Pin strength is measured by a pin-shearing test. All pins are able to withstand the application of a force of 6 pounds at 45°C in the peel-off direction.

dual-in-line packages


A pin-to-pin spacing of 2,54 mm (100 mils) has been selected for standard dual-in-line packages (both plastic and ceramic).

MECHANICAL DATA

TI uses three types of hermetically sealed ceramic dual-in-line packages: cerdip, cerpak, and sidebrazed. The cerdip and cerpak packages have tin-plated leads. The sidebraze package has gold-plated leads. The plastic package may have tin-plated leads, 60/40 solder-plated leads, or 60/40 hot-solder-dipped-finished-leads.

ceramic packages

side braze (JD suffix)




DIM \ PINS	PINS							
	16	18	20	22	24	24	28	40
A ± 0,025 (± 0.010)	7,62 (0.300)	7,62 (0.300)	7,62 (0.300)	10,16 (0.400)	7,62 (0.300)	15,24 (0.600)	15,24 (0.600)	15,24 (0.600)
B(MAX)	20,57 (0.810)	23,11 (0.910)	25,65 (1.010)	27,94 (1.100)	30,86 (1.215)	32,77 (1.290)	35,94 (1.415)	51,31 (2.020)
C(NOM)	7,493 (0.295)	7,493 (0.295)	7,493 (0.295)	10,03 (0.395)	7,493 (0.295)	15,11 (0.595)	15,11 (0.595)	15,11 (0.595)

ALL DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES

MECHANICAL DATA

cerdip/300 mil cerpak (J suffix)



DIM \ PINS	16 [†]	18	20	24
A (MAX)	8,255 (0.325)	8,255 (0.325)	8,255 (0.325)	8,255 (0.325)
B (MAX)	19,56 (0.770)	22,86 (0.900)	24,38 (0.960)	32,00 (1.260)
C (MAX)	7,645 (0.301)	7,645 (0.301)	7,645 (0.301)	7,645 (0.301)

[†]Dimensions A, B, and C are applicable for both 16-pin cerdip and cerpak.

NOTE A: Cerpak only


ALL DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES

Mechanical Data

11

MECHANICAL DATA


600-mil carpak (J suffix)



DIM	PIN	
	24	28
A(MAX)	15,88 (0.625)	15,88 (0.625)
B(MAX)	32,77 (1.290)	37,85 (1.490)
C(MAX)	15,24 (0.600)	15,24 (0.600)

ALL DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES

plastic packages (N suffix)




DIM \ PINS	PINS						
	16	18	20	22	24	28	40
A (MAX)	8,255 (0.325)	8,255 (0.325)	8,255 (0.325)	10,80 (0.425)	15,88 (0.625)	15,88 (0.625)	15,49 (0.61)
B (MAX)	22,1 (0.870)	23,37 (0.920)	27,18 (1.070)	28,45 (1.120)	32,26 (1.270)	36,58 (1.440)	53,1 (2.090)
C (MAX)	6,858 (0.270)	6,858 (0.270)	6,858 (0.270)	9,017 (0.355)	13,97 (0.550)	13,97 (0.550)	13,97 (0.550)
D (MIN)	3,175 (0.125)	2,921 (0.115)	2,921 (0.115)	3,175 (0.125)	2,921 (0.115)	2,921 (0.115)	3,175 (0.125)

ALL DIMENSIONS ARE IN MILLIMETERS AND PARENTHECALLY IN INCHES

MECHANICAL DATA


16-pin plastic dual-in-line stacked packages



ALL DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES

MECHANICAL DATA

26/20-lead plastic small outline J-lead surface mount package (DJ suffix)





ALL DIMENSIONS ARE IN MILLIMETERS AND PARENTHEMICALLY IN INCHES

MECHANICAL DATA

ceramic chip carrier packages

ceramic chip carrier package (FE suffix)





NUMBER OF TERMINALS	A1		A2		B1		B2		C2	
	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
28	8,76 (0.345)	9,02 (0.355)	13,84 (0.545)	14,10 (0.555)	7,80 (0.307)	7,95 (0.313)	12,88 (0.507)	13,03 (0.513)	1,65 (0.065)	2,01 (0.079)
32	11,30 (0.445)	11,56 (0.455)	13,84 (0.545)	14,10 (0.555)	10,34 (0.407)	13,03 (0.513)	12,88 (0.507)	13,03 (0.513)	1,65 (0.065)	2,01 (0.079)

ALL DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES

Mechanical Data

11

ceramic chip carrier package (FG suffix)




ALL DIMENSIONS ARE IN MILLIMETERS AND PARENTHECALLY IN INCHES

MECHANICAL DATA

plastic chip carrier packages

18-lead plastic chip carrier package (FM suffix)




ALL DIMENSIONS ARE IN MILLIMETERS AND PARENTHEMICALLY IN INCHES

Mechanical Data

11


22-lead plastic chip carrier package (FM suffix)



ALL DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES

MECHANICAL DATA

32-lead plastic chip carrier package (FM suffix)






ALL DIMENSIONS ARE IN MILLIMETERS AND PARENTHECALLY IN INCHES

Mechanical Data

11

MECHANICAL DATA

plastic chip carrier package (FP suffix)



Mechanical Data

11


MECHANICAL DATA

MECHANICAL DATA

single-in-line packages (C, E, L, M, P, Q, U, V, W, and Y designators)

TM 4256 E L 9 -15 L
 Package Designator

22-pin C single-in-line package†




†This package is used for the TM4164EC4, TM4256EC4, TM4256FC1, TM4257EC4, and TM4257FC1.

*For specific chip carrier orientation, see the pinout drawing for that device.

NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

MECHANICAL DATA

22-pin E single-in-line package†




†This package is used for the TM4256HE4.

NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

Mechanical Data

MECHANICAL DATA

30-pin L single-in-line package[†]




[†]This package is used for the TM4164EL9, TM4164FL8, TM4256EL9, TM4256FL8, TM4257EL9, and TM4257FL8.

[‡]This chip carrier is not present on the TM4164FL8, TM4256FL8, and TM4257FL8 packages.

NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

30-pin M single-in-line package[†]




[†]This package is used for the TM4164FM8 and TM4164FM9.

[‡]This chip carrier is not present on the TM4164FM8 package.

NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

30-pin P single-in-line package †




†This package is used for the TM4256GP8 and TM4256GP9.

‡This chip carrier is not present on the TM4256GP8.

NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

35-pin P single-in-line package †




†This package is used for the TM4161EP5.

NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

MECHANICAL DATA


24-pin Q single-in-line package†



†This package is used for the TM4164EQ5, TM4256EQ5, and TM4257EQ5.

NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

30-pin U single-in-line package†




†This package is used for the TM4256GU8, TM4256GU9, TM4257GU8, and TM4257GU9.

†This chip carrier is not present on the TM4256GU8 and TM4257GU8.

NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

MECHANICAL DATA


30-pin U single-in-line package†



†This package is used for the TM4416KU8.

NOTE A: Each pin centerline is located within 0.25 (0.010) of its true longitudinal position.

30-pin U single-in-line package†




†This package is used for the TM4464LU8.

NOTE A: Each pin centerline is located within 0.25 (0.010) of its true longitudinal position.

MECHANICAL DATA

30-pin V single-in-line package †




†This package is used for the TM4256GV8 and TM4256GV9.

‡This chip carrier is not present on the TM4256GV8.

NOTE A: Each pin centerline is located within $0.25 (0.010)$ of its true longitudinal position.


31-pin V single-in-line package †



†This package is used for the TM4161EV4.

NOTE A: Each pin centerline is located within $0.25 (0.010)$ of its true longitudinal position.


30-pin W single-in-line package†



†This package is used for the TM4161GW4.

NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

30-pin Y single-in-line package†



†This package is used for the TM4161GY4.

NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

General Information	1
Interchangeability Guide	2
Glossary/Timing Conventions/Data Sheet Structure	3
Dynamic RAMs	4
Dynamic RAM Modules	5
EPROMs/PROMs	6
ROMs	7
Military Products	8
Applications Information	9
Logic Symbols	10
Mechanical Data	11
ESD Guidelines	12

Guidelines for Handling Electrostatic-Discharge Sensitive (ESDS) Devices and Assemblies

SCOPE

This specification establishes the requirements for methods and materials used to protect electronic parts, devices, and assemblies (items) susceptible to damage or degradation from electrostatic discharge (ESD). The electrostatic charges referred to in this specification are generated and stored on surfaces of ordinary plastics, most common textile garments, ungrounded people's bodies, and many other commonly unnoticed static generators. The passage of these charges through an electrostatic-sensitive part may result in catastrophic failure or performance degradation of the part.

The part types for which these requirements are applicable include, but are not limited to, those listed:

- 1) All metal-oxide semiconductor (MOS) devices, e.g., CMOS, PMOS, etc.
- 2) Junction field-effect transistors (JFET)
- 3) Bipolar digital and linear circuits
- 4) Op Amps, monolithic microcircuits with MOS compensating networks, on-board MOS capacitors, or other MOS elements
- 5) Hybrid microcircuits and assemblies containing any of the types of devices listed
- 6) Printed circuit boards and any other type of assembly containing static-sensitive devices.

Definitions

1. Antistatic material: ESD protective material having a surface resistivity between 10^9 and 10^{14} Ω /square.
2. Static dissipative material: ESD protective material having surface resistivity between 10^5 and 10^9 Ω /square.
3. Conductive material: ESD protective material having a surface resistivity of 10^5 Ω /square maximum.
4. Electrostatic discharge (ESD): A transfer of electrostatic charge between bodies at different electrostatic potentials caused by direct contact or induced by an electrostatic field.
5. Surface resistivity: An inverse measure of the conductivity of a material and is the resistance of unit length and unit width of a surface. Note: Surface resistivity of a material is numerically equal to the surface resistance between two electrodes forming opposite sides of a square. The size of the square is immaterial. Surface resistivity applies to both surface and volume conductive materials and has the dimension of Ω /square.
6. Volume resistivity: Also referred to as bulk resistivity. It is normally determined by measuring the resistance (R) of a square of material (surface resistivity) and multiplying this value by the thickness (T).
7. Ionizer: A blower that generates positive and negative ions, either by electrostatic means or by means of a radioactive energy source, in an airstream, and distributes a layer of low velocity ionized air over a work area to neutralize static charges.
8. Close proximity: For the purpose of this specification, is 6 inches or less.

Device Sensitivity per Test Circuit of Method 3015, MIL-STD-883

Devices are categorized according to their susceptibility to damage resulting from electrostatic discharge (ESD), and the type packaging required to adequately protect them.

- 1) Device electrostatic sensitivity:

Category	ESD Sensitivity (V)	Minimum Protective Packaging
A	20-2000	Antistatic Magazine & Conductive Bag/Box
B	> 2000	Antistatic Magazine & Antistatic Bag

- 2) Devices are to be categorized by their sensitivity
- 3) Devices are to be protected from ESD damage from receipt at incoming inspection through assembly, test and shipment of completed equipment.

APPLICABLE REFERENCE DOCUMENTS

The following reference documents (of latest issue) can provide additional information on ESD controls.


- 1) MIL-M-38510 Microcircuits, General Specification
- 2) MIL-STD-883 Test Methods and Procedures for Microelectronics
- 3) MIL-S-19491 Semiconductor Devices, Packaging of
- 4) MIL-M-55565 Microcircuits, Packaging of
- 5) DOD-HDBK-263 Electrostatic Discharge Control Handbook for Protection
- 6) DOD-STD-1686 Electrostatic Discharge Control Program
- 7) NAVSEA SE 003-11-TRN-010 Electrostatic Discharge Training Manual

FACILITIES FOR STATIC-FREE WORK STATION

The minimum acceptable static-free work station shall consist of the work surface covered with an ESD protective material attached to ground through a $1\text{ M}\Omega \pm 10\%$ resistor, an attached grounding wrist strap with integral $1\text{ M}\Omega \pm 10\%$ resistor for each operator, and air ionizer(s) of sufficient capacity for each operator. The wrist strap shall be connected to the ESD protective material. Ground shall utilize the standard building earth ground, refer to Figure 1. Conductive floor tile along with conductive shoes may be used in lieu of the conductive wrist straps. The Site Safety Engineer must review and approve all electrical connections at the static-free work station prior to its implementation.

Air ionizers shall be positioned so that the devices at the static-free work stations are within a 4-foot arc measured by a vertical line from the face of the ionizer and 45 degrees on each side of this line.

General grounding requirements are to be in accordance with Table 1.



All electrical equipment sitting on the conductive table top must be hard grounded but must be isolated from the conductive table top.

NOTE: Earth ground is not computer ground or RF ground or any other limited type ground.

Figure 1. Static-Free Work Station

Table 1. General Grounding Requirements

	TREATED WITH ANTISTATIC SOLUTION OR MADE OF CONDUCTIVE MATERIAL	GROUNDED TO COMMON POINT
Handling Equipment/Handtools	X	
Metal Parts of Fixtures and Tools/Storage Racks		X
Handling Trays/Tubes	X	
Soldering Irons/Bath		X
Table Tops/Floor Mats	X	X
Personnel		X Using Wrist Strap*

*With 1 MΩ ± 10% resistor

Usage of Antistatic Solution in Areas to Control the Generation of Static Charges

The use of antistatic chemicals (antistats) should be a supplemental part of an overall organized ESD program. Any antistatic chemical application shall be considered as a means to reduce or eliminate static charge generation on nonconductive materials in the manufacturing or storage areas.

The application of any antistatic chemical in a clean room of class 10,000 or less shall not be permitted. Accordingly, any user of antistatic solutions must consider the following precautions:

1. Do not apply antistatic spray or solutions in any form to energized electrical parts, assemblies, panels, or equipment.
2. Do not perform antistatic chemical applications in any area when bare chips, raw parts, packages, and/or personnel are exposed to spray mists and evaporation vapors.

The need for initial application and frequency of reapplication can only be established through routine electrostatic voltage measurements using an electrostatic voltmeter. The following durability schedule is a reasonable expectation.

- 1) Soft surfaces (carpet, fabric seats, foam padding, etc.): each 6 months or after cleaning, by spraying.
- 2) Hard abused surfaces (floors, table tops, tools, etc.): each week (or day for heavy use) and after cleaning, by wiping or mopping.
- 3) Hard unabused surfaces (cabinets, walls, fixtures, etc.): each 6 months or annually and after cleaning, by wiping or spraying.
- 4) Company-furnished and maintained clothing and smocks: after each cleaning, by spraying or adding antistatic concentrate to final rinse water when cleaned.

The use of antistatic chemicals, their application, and compliance with all appropriate specifications, precautions, and requirements shall be the responsibility of the Area Supervisor where antistatic chemicals are used.

ESD Labels and Signs in Work Areas

ESD caution signs at work stations and labels on static-sensitive parts and containers shall be consistent in color, symbols, class, and voltage sensitivity identification, and appropriate instructions. Signs shall be posted at all work stations performing any handling operations with static-sensitive items. These signs shall contain the following information.

CAUTION

STATIC CAN DAMAGE COMPONENTS

Do not handle ESDS items unless grounding wrist strap is properly worn and grounded. Do not let clothing or plain plastic materials contact or come in close proximity to ESDS items.

Labels shall be affixed to all containers containing static-sensitive items at a place readily visible and proper for the intended purpose. Additionally, labels must be consistently placed on containers and packages at a standard location to eliminate mishandling. Use only QC accepted and approved signs and labels to identify static-sensitive products and work areas. The use of ESD signs and labels, and their information content shall be the responsibility of the Area Supervisor to assure consistency and compatibility throughout the static-sensitive routing.

Relative Humidity Control

Since relative humidity has a significant impact on the generation of static electricity, when possible, the work area should be maintained within the following relative humidity ranges: incoming/assembly/test/storage 50%-65% (ref. Ashrae, 55-74), within $\pm 5\%$ to avoid static voltage monitor variations.

PREPARATION FOR WORKING AT STATIC-FREE WORK STATION

A work station with a conductive work surface connected to ground through a $1\text{ M}\Omega \pm 10\%$ resistor, a grounding wrist strap with the ground wire connected to the conductive work surface, and an ionizer constitute a static-free work station (Figure 42). An operator is properly grounded when the wrist strap is in snug (no slack) contact with the bare skin, usually positioned on the left wrist for a right-handed operator. The wrist strap must be worn the entire time an operator is at a static-free work station. The operator should first touch the grounded bench top before handling static-sensitive items. This precaution should be observed in addition to wearing the grounding wrist strap. If possible, operators should avoid touching leads or contacts even though grounded.

CAUTION

Personnel shall never be attached to ground without the presence of the $1\text{ M}\Omega \pm 10\%$ series resistor in the ground wire.

An operator's clothing should never make contact or come in close proximity with static sensitive items. They must be especially careful to prevent any static-sensitive items (being handled) from touching their clothing. Long sleeves must be rolled up or covered with antistatic sleeve protector banded to the bare wrist which shall "cage" the sleeve at least as far up as the elbow. Only antistatic finger cots may be used when handling static-sensitive items.

Any person not properly prepared, while at or near the work station, shall not touch or come in close proximity with any static-sensitive items. It is the responsibility of the operator and the Area Supervisor to ensure that the static-free work area is clear of unnecessary static hazards, including such personal items as plastic coated cups or wrappers, plastic cosmetic bottles or boxes, combs, tissue boxes, cigarette packages, and vinyl or plastic purses. All work-related items, including information sheets, fluid containers, tools, and parts carriers must be those approved for use at the static-free work station.

GENERAL HANDLING PROCEDURES AND REQUIREMENTS

1. All static-sensitive items must be received in an antistatic/conductive container and must not be removed from the container except at static-free work station. All protective folders or envelopes holding documentation (lot travelers, etc.) shall be made of nonstatic-generating material.
2. Each packing (outermost) container and package (internal or intermediate) shall have a bright yellow warning label attached, stating the following information or equivalent:



The warning label shall be legible and easily readable to normal vision at a distance of 3 feet.

3. Static-sensitive items are to remain in their protective containers except when actually in work at the static-free station.
4. Before removing the items from their protective container, the operator should place the container on the conductive grounded bench top and make sure the wrist strap fits snugly around the wrist and is properly plugged into the ground receptacle, then touch hands to the conductive bench top.
5. All operations on the items should be performed with the items in contact with the grounded bench top as much as possible. Do not allow conductive magazine to touch hard grounded test gear on bench top.

6. Ordinary plastic solder-suckers and other plastic assembly aids shall not be used.
7. In cases where it is impossible or impractical to ground the operator with a wrist strap, a conductive shoe strap may be used along with conductive tile/mats.
8. When the operator moves from any other place to the static-free station, the start-up procedure shall be the same as in PREPARATION FOR WORKING AT STATIC-FREE WORK STATION.
9. The ionizer shall be in operation prior to presenting any static-sensitive items to the static-free station, and shall be in operation during the entire time period the items are at the station.
10. "Plastic snow" polystyrene foam, "peanuts," or other high-dielectric materials shall never come in contact with or be used around electrostatic sensitive items, unless they have been treated with an antistat (as evidenced by pink color and generation of less than ± 100 volts).
11. Static-sensitive items shall not be transported or stored in trays, tote boxes, vials, or similar containers made of untreated plastic material unless items are protectively packaged in conductive material.

PACKAGING REQUIREMENTS

Packaging of static-sensitive items is to be in accordance with Device Sensitivity, item 1). The use of tape and plain plastic bags is prohibited. All outer and inner containers are to be marked as outlined in GENERAL HANDLING PROCEDURES AND REQUIREMENTS, item 2, and conductive magazines/boxes may be used in lieu of conductive bags.

SPECIFIC HANDLING PROCEDURES FOR STATIC-SENSITIVE ITEMS

Stockroom Operations

1. Containers of static-sensitive items are not to be accepted into stock unless adequately identified as containing static-sensitive items.
2. Items may be removed from the protective container (magazine/bag, etc.) for the purpose of subdividing for order issue only by a properly grounded operator at an approved static-free station as defined in FACILITIES FOR and PREPARATION FOR WORKING AT STATIC-FREE WORK STATION.
3. All subdivided lots must be carefully repackaged in protective containers (magazine/bag, etc.) prior to removal from the static-free work station and labeled to indicate that the package(s) contain static-sensitive items. If it is suspected that a static-sensitive item is not adequately protected, do not transfer it to another container, return it to the originator for disposition unless the originator is a Customer. In that case, the QC Engineer should contact the Customer and negotiate an appropriate disposition.
4. It is the responsibility of the Stockroom Supervisor to ensure that all personnel assigned to this operation are familiar with handling procedures as outlined in this specification. A copy of this specification is to be posted in the vicinity so that it is accessible to the operators. Stock handlers and all others who might have occasion to move stock are to be instructed to avoid direct contact with unprotected static-sensitive items.

Module and Subassembly Operations

1. Static-sensitive items are not to be received from a stockroom, kitting, or machine insertion area unless received in approved static-protective packaging, and properly labeled to indicate that its contents are static sensitive.
2. All single station, progressive line manual assembly operators, and visual inspectors prior to wave soldering operations are to be properly grounded with a grounding wrist strap when handling static-sensitive items.
3. Progressive lines used as single stations where operators will be working on a mix of boards, both static-sensitive and nonstatic-sensitive, will require that all operators working on the line be properly grounded. This is necessary to accommodate the sliding of static-sensitive boards along the assembly bench or across positions not engaged in the assembly of this type board.
4. It is the responsibility of the Area Supervisor to ensure that all personnel handling static-sensitive items are familiar with this procedure and fully aware of the damage or degradation of these units in the event of noncompliance. A periodic inspection should be made using an electrostatic voltmeter to assure that the static-free stations are in proper working order and to ensure that operators are wearing grounding wrist straps properly (snugly in contact with bare skin).

Soldering and Lead-Forming Operations

1. All soldering machines, conveyors, cleaning machines, and equipment shall be electrically grounded to ensure that they are at the same ground potential as the grounded operators working on their stations. No machine surfaces exposed to static-sensitive items are to be above the ground potential.
2. All processing equipment shall be grounded, including all loading and unloading stations, that is, the stations before and after each piece of processing equipment.
3. All nonmetallic, static-generating components in the handling systems shall be treated to ensure protection from static.
4. All stations shall be identified by posting signs as outlined in **ESD Labels and Signs in Work Areas**.
5. Operators are to be properly grounded with a grounding wrist strap during any handling, loading, unloading, inspection, rework, or proximity to static-sensitive items.
6. Unloading operators working at a grounded station shall place static-sensitive items into approved static-protective bags or containers.
7. All manual soldering, repair, and touch-up work stations on the solder line are to be static protected. Operators are to wear grounding wrist straps when working on static-sensitive items. Only grounded-tip soldering/desoldering irons are allowed when working on static-sensitive items.
8. It is the responsibility of the Area Supervisor to ensure that all personnel handling static-sensitive items are familiar with this procedure and fully aware of the damage or degradation of these units in the event of noncompliance. A periodic inspection should be made using an electrostatic voltmeter to assure that the static-free stations are in proper working order and to ensure that operators are wearing grounding wrist straps properly (comfortably snug in contact with bare skin).

Electrical Testing Operations

1. All electrical test stations shall be static protected. Operators shall be properly grounded when working on these items.
2. Reused antistatic magazines must be monitored for maintenance of antistatic characteristics.
3. Devices should be in an antistatic/conductive environment except at the moment when actually under test.
4. Devices should not be inserted into or removed from circuits or tester with the power on or with signals applied to inputs to prevent transient voltages from causing permanent damage.
5. All unused input leads should be biased if possible.
6. Device or module repairs must be performed at static-free stations with the operator attached to a grounding wrist strap. Grounded-tip soldering irons shall be used when working on static-sensitive items.
7. Static-sensitive items shall be handled through all electrical inspections in static protective containers. Removal of the items from the protective containers shall be done at a static-free work station as discussed in **PREPARATION FOR WORKING AT A STATIC-FREE WORK STATION**. The units must be returned to the containers before leaving the station.
8. All such items shall be shipped with an ESD warning label affixed as listed.
9. It is the responsibility of the Area Supervisor to ensure that all personnel handling static-sensitive items are familiar with this procedure and fully aware of the damage or possible degradation of these units in the event of noncompliance. A periodic inspection should be made using an electrostatic voltmeter to assure that the static-free stations are in proper working order and to ensure that operators are wearing grounding straps properly (snugly in contact with bare skin).

Packing Operations

1. Static-sensitive items are not to be accepted into the packing area unless they are contained in a static-protected bag or conductive container.
2. A static-sensitive item delivered to the packer within an approved container or bag and found to be in order regarding identification shall be packed in the standard shipping carton or other regular packaging material. Containers are to be labeled in accordance with **GENERAL HANDLING PROCEDURES AND REQUIREMENTS**, item 2.
3. Any void-fillers shall be made of an approved antistatic material.

Burn-In Operations

1. Burn-in board loading and unloading of static-sensitive items shall be done at a static-free station.
2. Shorting clips/shorted connectors shall be installed on the board plug-in tab prior to loading any units into the board sockets. The clip/connector shall be taken off just prior to plugging the board into the oven connector. The clip/connector shall be installed immediately upon removal of the board from the oven connector. Installation and removal of the clip/connector shall be done by a properly grounded operator.
3. All automatic or semiautomatic loading and unloading equipment shall be properly electrically grounded.
4. It is the responsibility of the Area Supervisor to ensure that all personnel handling static-sensitive items are familiar with this procedure and fully aware of the damage or possible degradation of these units in the event of noncompliance. A periodic inspection should be made using an electrostatic voltmeter to assure that the static-free stations are in proper working order and to ensure that operators are wearing grounding straps properly (snugly in contact with bare skin).

CUSTOMER RETURNED ITEM HANDLING PROCEDURE

Receipt of ESDS-labeled items is to be done at a static-free work station and handled in accordance with applicable sections within this guideline.

QUALITY CONTROL PROVISIONS

Sampling

Each manufacturing, stockroom, and testing operation handling ESDS devices will be audited a minimum of once each quarter for compliance with all terms of this specification by the responsible process control or QRA organization. Ground continuity and the presence of uncontrolled static voltages are considered critical and shall be checked more frequently as specified below.

Ground Continuity (minimum of once a week).

Ground connections (grounding wrist strap, ground wires on cords, etc.) shall be checked for electrical continuity. The presence of a $1\text{ M}\Omega \pm 10\%$ resistor in the ground connections between both the operator wrist straps to the work surface and the work surface to ground connector must be verified.

Grounded Conditions (minimum of once a week).

A visual inspection shall be made to determine full compliance with this specification at static-free work stations during handling of static-sensitive items, including operator being grounded as required, static-sensitive items not being handled in unprotected or unauthorized areas, and no static-generating materials at the grounded work station.

Sleeve Protectors (minimum of once a week).

A visual check shall be made to determine that each operator wearing loose-fitting or long-sleeved clothing either has sleeves properly rolled or covered with sleeve protectors properly grounded to the bare skin at the wrist.

Static Voltage Levels (minimum of once a week).

In addition to the visual inspections, a sample inspection using an electrostatic voltmeter will be used to check for uncontrolled electrostatic voltages at or near electrostatic-controlled work stations.

Conductive Floor Tiles (minimum of once a month).

Conductive floors must have a resistance of not less than $25\text{ k}\Omega$ from any point on the tile to earth ground. Also, resistance from any point-to-point on the tile floor 3 feet apart shall be not less than $25\text{ k}\Omega$. The test methods to be used are ASTM-F-150-72 and NFPA 56.

Records

Written records must be kept of all these QC audits.

TRAINING

Training is applicable for all areas where individuals come in contact with ESDS (category A) devices. It is the responsibility of each Area Supervisor to make sure that his/her people receive ESD training initially and every 12 months thereafter to maintain proficiency. Training should include static fundamentals, a review of applicable parts of this specification, and actual applications in the work area.

TI Sales Offices

ALABAMA: Huntsville (205) 837-7530.

ARIZONA: Phoenix (602) 995-1007; Tucson (602) 624-3276.

CALIFORNIA: Irvine (714) 660-8187; Sacramento (916) 925-1521; San Diego (619) 278-9601; Santa Clara (408) 980-9000; Torrance (213) 217-7010; Woodland Hills (818) 704-7759.

COLORADO: Aurora (303) 368-8000.

CONNECTICUT: Wallingford (203) 269-0074.

FLORIDA: Ft. Lauderdale (305) 973-8502; Maitland (305) 660-4600; Tampa (813) 870-6420.

GEORGIA: Norcross (404) 662-7900.

ILLINOIS: Arlington Heights (312) 640-2925.

INDIANA: Ft. Wayne (219) 424-5174; Indianapolis (317) 248-8555.

IOWA: Cedar Rapids (319) 395-9550.

MARYLAND: Baltimore (301) 944-8600.

MASSACHUSETTS: Waltham (617) 895-9100.

MICHIGAN: Farmington Hills (313) 553-1500; Grand Rapids (616) 957-4200.

MINNESOTA: Eden Prairie (612) 828-9300.

MISSOURI: Kansas City (816) 523-2500; St. Louis (314) 569-7600.

NEW JERSEY: Iselin (201) 750-1050.

NEW MEXICO: Albuquerque (505) 345-2555.

NEW YORK: East Syracuse (315) 463-9291; Endicott (607) 754-3900; Malville (516) 454-6600; Pittsford (716) 385-6770; Poughkeepsie (914) 473-2900.

NORTH CAROLINA: Charlotte (704) 527-0930; Raleigh (919) 876-2725.

OHIO: Beachwood (216) 464-8100; Dayton (513) 258-3877.

OKLAHOMA: Tulsa (918) 250-0633.

OREGON: Beaverton (503) 643-6758.

PENNSYLVANIA: Ft. Washington (215) 643-6450; Coropolis (412) 771-8550.

PUERTO RICO: Hato Rey (809) 753-8700.

TEXAS: Austin (512) 250-7655; Houston (713) 778-6592; Richardson (214) 680-5082; San Antonio (512) 496-1779.

UTAH: Murray (801) 266-8972.

VIRGINIA: Fairfax (703) 849-1400.

WASHINGTON: Redmond (206) 881-3080.

WISCONSIN: Brookfield (414) 785-7140.

CANADA: Nepean, Ontario (613) 726-1970; Richmond Hill, Ontario (416) 884-9181; St. Laurent, Quebec (514) 334-3635.

TI Regional Technology Centers

CALIFORNIA: Irvine (714) 660-8140, Santa Clara (408) 748-2220.

GEORGIA: Norcross (404) 662-7945.

ILLINOIS: Arlington Heights (312) 640-2909.

MASSACHUSETTS: Waltham (617) 895-9197.

TEXAS: Richardson (214) 680-5066.

CANADA: Nepean, Ontario (613) 726-1970.

Customer Response Center

TOLL FREE: (800) 232-3200
 OUTSIDE USA: (214) 995-6611
 (8:00 a.m. — 5:00 p.m. CST)

TI Distributors

TI AUTHORIZED DISTRIBUTORS IN USA

Arrow Electronics
Diplomat Electronics
General Radio Supply Company
Gramm Electronics
Harrison Equipment Co.
International Electronics
JACO Electronics
Kierulff Electronics
LCOMP, Incorporated
Marshall Industries
Milgray Electronics
Newark Electronics
Time Electronics
R.V. Weatherford Co.
Wyle Laboratories

TI AUTHORIZED DISTRIBUTORS IN CANADA

Arrow Electronics Canada
Future Electronics
ITT Multicomponents
L.A. Varah, Ltd.

TI AUTHORIZED DISTRIBUTORS IN USA

—OBSOLETE PRODUCT ONLY—
Rochester Electronics, Inc.
Wakefield, Massachusetts
(617) 245-2941

ALABAMA: Arrow (205) 882-2730; Kierulff (205) 883-6070; Marshall (205) 881-9235.

ARIZONA: Arrow (602) 968-4800; Kierulff (602) 243-4101; Marshall (602) 968-6181; Wyle (602) 966-2888.

CALIFORNIA: Los Angeles/Orange County: Arrow (818) 701-7500, (714) 838-5422; Kierulff (213) 725-0325, (714) 731-5711, (714) 220-6300; Marshall (818) 999-5001, (818) 442-7204, (714) 660-0951; R.V. Weatherford (714) 634-9600, (213) 849-3451, Wyle (213) 322-8100, (818) 880-9001, (714) 863-9953; Sacramento: Arrow (916) 925-7456; Marshall (916) 635-9700; Wyle (916) 638-5282; San Diego: Arrow (619) 555-8000; Kierulff (619) 278-2112; Marshall (619) 578-9600; Wyle (619) 565-9171; San Francisco Bay Area: Arrow (408) 745-6603; (415) 487-4600; Kierulff (408) 971-2600; Marshall (408) 943-4600; Wyle (408) 727-2500;

COLORADO: Arrow (303) 696-1111; Kierulff (303) 790-4444; Wyle (303) 457-9953.

CONNECTICUT: Arrow (203) 265-7741; Diplomat (203) 797-9674; Kierulff (203) 265-1155; Marshall (203) 265-3822; Milgray (203) 795-0714.

FLORIDA: Ft. Lauderdale: Arrow (305) 429-8200; Diplomat (305) 974-8700; Kierulff (305) 486-4004; Orlando: Arrow (305) 725-1480; Milgray (305) 647-5747; Tampa: Arrow (813) 576-6995; Diplomat (813) 443-4514; Kierulff (813) 576-1966.

GEORGIA: Arrow (404) 449-8252; Kierulff (404) 447-5252; Marshall (404) 923-5750.

ILLINOIS: Arrow (312) 397-3440; Diplomat (312) 595-1000; Kierulff (312) 250-0500; Marshall (312) 490-0155; Newark (312) 784-5100.

INDIANA: Indianapolis: Arrow (317) 243-9353; Graham (317) 634-5202; Marshall (317) 297-0483; Ft. Wayne: Graham (219) 423-3422.

IOWA: Arrow (319) 395-7230.

KANSAS: Kansas City: Marshall (913) 492-3121; Wichita: LCOMP (316) 265-9007.

MARYLAND: Arrow (301) 995-0003; Diplomat (301) 995-1226; Kierulff (301) 636-5800; Milgray (301) 793-3993; Marshall (301) 840-9450.

MASSACHUSETTS: Arrow (617) 933-8130; Diplomat (617) 935-6611; Kierulff (617) 667-8331; Marshall (617) 272-8200; Time (617) 532-6200.

MICHIGAN: Detroit: Arrow (313) 971-8220; Marshall (313) 525-5850; Newark (313) 967-0600; Grand Rapids: Arrow (616) 243-0912.

MINNESOTA: Arrow (612) 830-1800; Kierulff (612) 941-7500; Marshall (612) 559-2211.

MISSOURI: Kansas City: LCOMP (816) 221-2400; St. Louis: Arrow (314) 567-6888; Kierulff (314) 739-0855.

NEW HAMPSHIRE: Arrow (603) 668-6968.

NEW JERSEY: Arrow (201) 575-5300, (609) 596-8000; Diplomat (201) 785-1830; General Radio (609) 964-8560; Kierulff (201) 575-6750; (609) 235-1444; Marshall (201) 882-0320, (609) 234-9100; Milgray (609) 983-5010.

NEW MEXICO: Arrow (505) 243-4566; International Electronics (505) 345-8127.

NEW YORK: Long Island: Arrow (516) 231-1000; Diplomat (516) 454-6400; JACO (516) 273-5500; Marshall (516) 273-2053; Milgray (516) 420-9800; Rochester: (716) 427-0300; Marshall (716) 235-7620; Syracuse: Arrow (315) 652-1000; Diplomat (315) 652-5000; Marshall (607) 798-1611.

NORTH CAROLINA: Arrow (919) 876-3132, (919) 725-8711; Kierulff (919) 872-8410; Marshall (919) 878-9882.

OHIO: Cincinnati: Graham (513) 772-1661; Cleveland: Arrow (216) 248-3900; Kierulff (216) 587-6558; Marshall (216) 248-1788.

Columbus: Arrow (614) 885-8362; Dayton: Arrow (513) 435-5563; Graham (513) 435-8660; Kierulff (513) 439-0045; Marshall (513) 236-8088.

OKLAHOMA: Arrow (918) 665-7700; Kierulff (918) 252-7537.

OREGON: Arrow (503) 684-1690; Kierulff (503) 641-9153; Wyle (503) 640-6000; Marshall (503) 644-5050.

PENNSYLVANIA: Arrow (412) 856-7000, (215) 928-1800; General Radio (215) 922-7037.

RHODE ISLAND: Arrow (401) 431-0980.

TEXAS: Austin: Arrow (512) 835-4180; Kierulff (512) 835-2090; Marshall (512) 837-1991; Wyle (512) 834-9957; Dallas: Arrow (214) 380-6464; International Electronics (214) 233-9323; Kierulff (214) 343-2400; Marshall (214) 233-5200; Wyle (214) 235-9953.

El Paso: International Electronics (915) 598-3406; Houston: Arrow (713) 530-4700; Marshall (713) 789-8600;

Harrison Equipment (713) 879-2600; Kierulff (713) 530-7030; Wyle (713) 879-9953.

UTAH: Diplomat (801) 486-4134; Kierulff (801) 973-6913; Wyle (801) 974-9953.

WASHINGTON: Arrow (206) 643-4800; Kierulff (206) 575-4420; Wyle (206) 453-8300; Marshall (206) 747-9100.

WISCONSIN: Arrow (414) 792-0150; Kierulff (414) 784-8160.

CANADA: Calgary: Future (403) 235-5325; Varah (403) 255-9550; Edmonton: Future (403) 486-0974; Varah (403) 437-2755; Montreal: Arrow Canada (514) 735-5511; Future (514) 894-7710; ITT Multicomponents (514) 735-1177; Nova Scotia: Varah (902) 465-2322; Ottawa: Arrow Canada (613) 226-6903; Future (613) 820-8313; ITT Multicomponents (613) 226-7406; Varah (613) 726-8684; Quebec City: Arrow Canada (418) 687-4231; Toronto: Arrow Canada (416) 661-0220; Future (416) 638-4771; ITT Multicomponents (416) 736-1144; Varah (416) 842-8494; Vancouver: Future (604) 438-5545; Varah (604) 873-3211; Winnipeg: Varah (204) 633-6190



TEXAS INSTRUMENTS

Creating useful products and services for you.

TI Worldwide Sales Offices

ALABAMA: Huntsville: 500 Wynn Drive, Suite 514, Huntsville, AL 35805, (205) 837-7530.

ARIZONA: Phoenix: 8825 N. 23rd Ave., Phoenix, AZ 85021, (602) 929-1007.

CALIFORNIA: Irvine: 17891 Cartwright Rd., Irvine, CA 92714, (714) 660-8187; Sacramento: 1900 Point West Way, Suite 171, Sacramento, CA 95815, (916) 828-1521; San Diego: 4333 View Ridge Ave., Suite B., San Diego, CA 92123, (619) 278-9601; Santa Clara: 5353 Betsy Ross Dr., Santa Clara, CA 95054, (408) 980-9000; Torrance: 690 Knox St., Torrance, CA 90502, (213) 217-7100; Woodland Hills: 21220 Erwin St., Woodland Hills, CA 91367, (818) 704-7759.

COLORADO: Aurora: 1400 S. Potomac Ave., Suite 101, Aurora, CO 80012, (303) 368-8000.

CONNECTICUT: Wallingford: 9 Barnes Industrial Park Rd., Barnes Industrial Park, Wallingford, CT 06492, (203) 269-0074.

FLORIDA: Ft. Lauderdale: 2765 N.W. 62nd St., Ft. Lauderdale, FL 33309, (305) 973-8502; Maitland: 2601 Maitland Center Parkway, Maitland, FL 32751, (305) 660-4600; Tampa: 5010 W. Kennedy Blvd., Suite 101, Tampa, FL 33609, (813) 870-6420.

GEORGIA: Norcross: 5515 Spalding Drive, Norcross, GA 30092, (404) 662-7900

ILLINOIS: Arlington Heights: 515 W. Algonquin, Arlington Heights, IL 60005, (312) 640-2925.

INDIANA: Ft. Wayne: 2020 Inwood Dr., Ft. Wayne, IN 46815, (219) 424-5174; Indianapolis: 2346 S. Lynhurst, Suite J-400, Indianapolis, IN 46241, (317) 248-8555.

IOWA: Cedar Rapids: 373 Collins Rd. NE, Suite 200, Cedar Rapids, IA 52402, (319) 395-9550.

MARYLAND: Baltimore: 1 Rutherford Pl., 7133 Rutherford Rd., Baltimore, MD 21207, (301) 944-8600.

MASSACHUSETTS: Waltham: 504 Totten Pond Rd., Waltham, MA 02154, (617) 895-9100.

MICHIGAN: Farmington Hills: 33737 W. 12 Mile Rd., Farmington Hills, MI 48018, (313) 553-1500.

MINNESOTA: Eden Prairie: 11000 W. 78th St., Eden Prairie, MN 55344 (612) 828-9300.

MISSOURI: Kansas City: 8080 Ward Pkwy., Kansas City, MO 64114, (816) 523-2500; St. Louis: 11561 Westline Industrial Drive, St. Louis, MO 63141, (314) 569-7600.

NEW JERSEY: Iselin: 4855 U.S. Route 1 South, Parkway Towers, Iselin, NJ 08830 (201) 750-1050

NEW MEXICO: Albuquerque: 2820-D Broadbent Pkwy NE, Albuquerque, NM 87107, (505) 345-2555.

NEW YORK: East Syracuse: 6365 Collamer Dr., East Syracuse, NY 13057, (315) 463-9291; Endicott: 112 Naticque Ave., P.O. Box 618, Endicott, NY 13760, (607) 754-3900; Melville: 1 Huntington Quadrangle, Suite 3C10, P.O. Box 2936, Melville, NY 11747, (516) 454-6600; Pittsford: 2851 Clover St., Pittsford, NY 14534, (716) 385-6770; Poughkeepsie: 385 South Rd., Poughkeepsie, NY 12601, (914) 473-2900.

NORTH CAROLINA: Charlotte: 8 Woodlawn Green, Woodlawn Rd., Charlotte, NC 28210, (704) 527-0930; Raleigh: 2839 Highwoods Blvd., Suite 100, Raleigh, NC 27625, (919) 876-2725.

OHIO: Beachwood: 23408 Commerce Park Rd., Beachwood, OH 44122, (216) 464-6100; Dayton: Kingsley Bldg., 4124 Linden Ave., Dayton, OH 45432, (513) 258-3877.

OKLAHOMA: Tulsa: 7615 East 63rd Place, 3 Memorial Place, Tulsa, OK 74133, (918) 250-0633.

OREGON: Beaverton: 6700 SW 105th St., Suite 110, Beaverton, OR 97005, (503) 643-6758.

PENNSYLVANIA: Ft. Washington: 260 New York Dr., Ft. Washington, PA 19034, (215) 643-6450; Coraopolis: 420 Rouser Rd., 3 Airport Office Park, Coraopolis, PA 15108, (412) 771-8550.

PUERTO RICO: Hato Rey: Mercantil Plaza Bldg., Suite 505, Hato Rey, PR 00909, (809) 753-8700.

TEXAS: Austin: 12501 Research Blvd., P.O. Box 2909, Austin, TX 78723, (512) 250-7655; Richardson: 1001 E. Campbell Rd., Richardson, TX 75080, (214) 626-5082; Houston: 9100 Southwest Frwy., Suite 237, Houston, TX 77036, (713) 778-6592; San Antonio: 1000 Central Parkway South, San Antonio, TX 78232, (512) 496-1779.

UTAH: Murray: 5201 South Green SE, Suite 200, Murray, UT 84107, (801) 266-8972.

VIRGINIA: Fairfax: 3001 Prosperity, Fairfax, VA 22031, (703) 849-1400.

WASHINGTON: Redmond: 5010 148th NE, Bldg B, Suite 107, Redmond, WA 98052, (206) 881-3080.

WISCONSIN: Brookfield: 450 N. Sunny Slope, Suite 150, Brookfield, WI 53005, (414) 785-7140.

CANADA: Nepean: 301 Moodie Drive, Mallorn Centre, Nepean, Ontario, Canada, K2H9C4, (613) 726-1970; Richmond Hill: 280 Centre St. E., Richmond Hill L4C1B1, Ontario, Canada (416) 884-9181; St. Laurent: Ville St. Laurent Quebec, 9460 Trans Canada Hwy., St. Laurent, Quebec, Canada H4S1R7, (514) 334-3635.

ARGENTINA: Texas Instruments Argentina S.A.I.C.F.: Esmeralda 130, 15th Floor, 1035 Buenos Aires, Argentina, 1 + 394-3008.

AUSTRALIA (& NEW ZEALAND): Texas Instruments Australia Ltd.: 6-10 Talavera Rd., North Ryde (Sydney), New South Wales, Australia 2113, 2 + 887-1122; 5th Floor, 418 St. Klida Road, Melbourne, Victoria, Australia 3004, 3 + 267-4677; 171 Philip Highway, Elizabeth, South Australia 5112, 8 + 255-2066.

AUSTRIA: Texas Instruments Ges.m.b.H.: Industriestrasse 8r18, A-2345 Brunn/Gebirge, 2236-846210.

BELGIUM: Texas Instruments N.V. Belgium S.A.: Mercure Centre, Raketstraat 100, Rue de la Fusee, 1130 Brussels, Belgium, 2720.80.00.

BRAZIL: Texas Instruments Electronicos do Brasil Ltda.: Rua Paes Leme, 524-7 Andar Pinheiros, 05242 Sao Paulo, Brazil, 0815-6166.

DENMARK: Texas Instruments A/S. Mairlundvej 46E, DK-2730 Herlev, Denmark, 2 - 91 74 00.

FINLAND: Texas Instruments Finland OY: Teollisuuskatu 19D 00511 Helsinki 51, Finland, (90) 701-3133.

FRANCE: Texas Instruments France: Headquarters and Prod. Plant, BP 05, 06270 Villeneuve-Loubet, (93) 20-01-01; Paris Office, BP 67 8-10 Avenue Morane-Saulnier, 78141 Velizy-Villacoublay, (3) 946-97-12; Lyon Sales Office, L'Oree D'Ecully, Bâtimet B, Chemin de la Forestiere, 69130 Ecully, (7) 833-04-40; Strasbourg Sales Office, Le Sebastopol 3, Quai Kleber, 67055 Strasbourg Cedex, (80) 22-12-66; Rennes, 23-25 Rue du Puits Mauger, 35100 Rennes, (80) 31-54-88; Toulouse Sales Office, Le Peripole-2, Chemin du Pigeonnier de la Cepiere, 31100 Toulouse, (61) 44-18-19; Marseille Sales Office, Noilly Paradis-146 Rue Paradis, 13006 Marseille, (91) 37-25-30.

GERMANY (Fed. Republic of Germany): Texas Instruments Deutschland GmbH: Haggertystrasse 1, D-8350 Freising, 8161 + 80-4591; Kurluerstendamm 195/196, D-1000 Berlin 15, 30 + 882-7365; Ill, Hagen 43/Kibbelstrasse, 19, D-4300 Essen, 201-24250; Frankfurter Allee 6-8, D-6236 Eschborn 1, 06136 + 8070; Hamburgerstrasse 11, D-2000 Hamburg 78, 040 + 220-1154; Kirchhorsterstrasse 2, D-3000 Hannover 51, 511 + 648021; Maybachstrasse 11, D-7302 Ostfildern 2-Nellingen, 711 + 547001; Mixtköring 19, D-2000 Hamburg 60, 40 + 637 + 0061; Postfach 1309, Roonstrasse 16, D-5400 Koblenz, 2611 + 35044.

HONG KONG (+ PEOPLES REPUBLIC OF CHINA): Texas Instruments Asia Ltd., 8th Floor, World Shipping Ctr., Harbour City, 7 Canton Rd., Kowloon, Hong Kong, 3 + 722-1223.

IRELAND: Texas Instruments (Ireland) Limited: Brewery Rd., Stillorgan, County Dublin, Eire, 1 831311.

ITALY: Texas Instruments Semiconduttori Italia Spa: Viale Delle Scienze, 1, 02015 Cittaducale (Rieti), Italy, 746 694.1; Via Salaria KM 24 (Palazzo Cosma), Monterotondo Scalo (Rome), Italy, 6 + 9003241; Viale Europa, 38-44, 20093 Cologno Monzese (Milano), 2 2532541; Corso Svizzera, 185, 10100 Torino, Italy, 51 1774545; Via J. Barozzi 6, 40100 Bologna, Italy, 51 358581.

JAPAN: Texas Instruments Asia Ltd.: 4F Aoyama Fuji Bldg., 6-12, Kita Aoyama 3-Chome, Minato-ku, Tokyo, Japan 107, 3-498-2111; Osaka Branch, 5F, Nishio Iwai Bldg., 30 Imabashi 3-Chome, Higashi-ku, Osaka, Japan 541, 06-204-1881; Nagoya Branch, 7F Daini Toyota West Bldg., 10-27, Meieki 4-Chome, Nakamura-ku Nagoya, Japan 460, 52-583-8691.

KOREA: Texas Instruments Supply Co.: 3rd Floor, Samon Bldg., Yuksan-Dong, Gangnam-ku, 135 Seoul, Korea, 2 + 462-8001.

MEXICO: Texas Instruments de Mexico S.A.: Mexico City, AV Reforma No. 450 - 10th Floor, Mexico, D.F., 06600, 5 + 514-3003.

MIDDLE EAST: Texas Instruments No. 13, 1st Floor Mannal Bldg., Diplomatic Area, P.O. Box 26335, Manama Bahrain, Arabian Gulf, 973 + 274651.

NETHERLANDS: Texas Instruments Holland B.V., P.O. Box 12995, (Bullewijk) 1100 CB Amsterdam, Zuid-Oost, Holland 20 + 5602911.

NORWAY: Texas Instruments Norway A/S: PB106, Refstad 131, Oslo 1, Norway, (2) 155590.

PHILIPPINES: Texas Instruments Asia Ltd.: 14th Floor, Ba Lepanto Bldg., 8747 Paseo de Roxas, Makati, Metro Manila, Philippines, 2 + 8188987.

PORTUGAL: Texas Instruments Equipamento Electronico (Portugal), Lda: Rua Eng. Frederico Ulrich, 2650 Moreira Da Maia, 4470 Maia, Portugal, 2-948-1003.

SINGAPORE (+ INDIA, INDONESIA, MALAYSIA, THAILAND): Texas Instruments Asia Ltd.: 12 Lorong Bakar Batu, Unit 10-02, Kolam Ayer Industrial Estate, Republic of Singapore, 747-2255.

SPAIN: Texas Instruments Espana, S.A.: C/Jose Lazaro Galdiano No. 6, Madrid 16, 1/458.14.58.

SWEDEN: Texas Instruments International Trade Corporation (Sverigefilialen): Box 39103, 10054 Stockholm, Sweden, 8 - 235480.

SWITZERLAND: Texas Instruments, Inc., Reidstrasse 6, CH-8953 Dietikon (Zuerich) Switzerland, 1-740-2220.

TAIWAN: Texas Instruments Supply Co.: Room 903, 205 Tun Hwan Rd., 71 Sung-Kiang Road, Taipei, Taiwan, Republic of China, 2 + 521-9321.

UNITED KINGDOM: Texas Instruments Limited: Marlon Lane, Bedford, MK41 7PA, England, 0234 67466; St. James House, Wellington Road North, Stockport, SK2 2RT, England, 61 + 442-7162.



TEXAS INSTRUMENTS

Creating useful products
and services for you

BL

NOTES

NOTES

To receive future mailings of Texas Instruments Semiconductor information, please complete this card and return it to TI.

NAME _____

TITLE _____

COMPANY _____

ADDRESS AND M/S _____

CITY _____ STATE _____ ZIP CODE _____

PHONE _____ EXT. _____

SSA01IDB600M

Expires 1/87

To receive future mailings of Texas Instruments Semiconductor information, please complete this card and return it to TI.

NAME _____

TITLE _____

COMPANY _____

ADDRESS AND M/S _____

CITY _____ STATE _____ ZIP CODE _____

PHONE _____ EXT. _____

SSA01IDB600M

Expires 1/87

**PLACE
STAMP
HERE**

**Texas Instruments
Literature Response Center
P.O. Box 809066
Dallas, Texas 75380-9066**

**PLACE
STAMP
HERE**

**Texas Instruments
Literature Response Center
P.O. Box 809066
Dallas, Texas 75380-9066**





**TEXAS
INSTRUMENTS**

Creating useful products
and services for you.

Printed in U.S.A.

SMYD006