

# CDC112 1-LINE TO 9-LINE DIFFERENTIAL LVPECL CLOCK DRIVER

SCAS322D – DECEMBER 1993 – REVISED APRIL 1996

- Low-Output Skew for Clock-Distribution and Clock-Generation Applications
- Differential Low-Voltage Pseudo ECL (LVPECL)-Compatible Inputs and Outputs
- Distributes Differential Clock Inputs to Nine Differential Clock Outputs
- Output Reference Voltage ( $V_{REF}$ ) Allows Distribution From a Single-Ended Clock Input
- LVTTTL-Compatible Output Enable
- Packaged in Plastic Chip Carrier


## description

This differential LVPECL clock-driver circuit distributes one pair of differential LVPECL clock inputs ( $CLKIN$ ,  $\overline{CLKIN}$ ) to nine pairs of differential clock ( $Y$ ,  $\overline{Y}$ ) outputs with minimum skew for clock distribution. It is specifically designed for driving 50- $\Omega$  transmission lines.

When the output-enable ( $\overline{OE}$ ) is low, the nine differential outputs switch at the same frequency as the differential clock inputs. When  $\overline{OE}$  is high, the nine differential outputs are in static states ( $Y$  outputs are in the low state,  $\overline{Y}$  outputs are in the high state).

The  $V_{REF}$  output can be strapped to the  $\overline{CLKIN}$  input for a single-ended  $CLKIN$  input.

The CDC112 is characterized for operation from 0°C to 70°C.



NC – No internal connection

FUNCTION TABLE

INPUTS			OUTPUTS	
$CLKIN$	$\overline{CLKIN}$	$\overline{OE}$	$Y_n$	$\overline{Y}_n$
X	X	H	L	H
L	H	L	L	H
H	L	L	H	L
L	$V_{REF}$	L	L	H
H	$V_{REF}$	L	H	L
$V_{REF}$	L	L	H	L
$V_{REF}$	H	L	L	H



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.

**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 1996, Texas Instruments Incorporated

ADVANCE INFORMATION

CDC112  
1-LINE TO 9-LINE DIFFERENTIAL LVPECL CLOCK DRIVER

SCAS322D – DECEMBER 1993 – REVISED APRIL 1996

logic diagram



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$	–0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1)	–0.5 V to $V_{CC} + 0.5$ V
Output voltage range, $V_O$ (see Note 1)	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	–18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )	–18 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	–50 mA
Continuous current through $V_{CC}$ or GND	$\pm 80$ mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air)	525 mW
Storage temperature range, $T_{stg}$	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.



# CDC112

## 1-LINE TO 9-LINE DIFFERENTIAL LVPECL CLOCK DRIVER

SCAS322D – DECEMBER 1993 – REVISED APRIL 1996

### recommended operating conditions

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	3	3.6	V
$V_{IH}$	High-level input voltage (CLKIN, $\overline{CLKIN}$ only)	$V_{CC} = 3\text{ V to }3.6\text{ V}$	$V_{CC}-1.165$ $V_{CC}-0.88$	V
		$V_{CC} = 3.3\text{ V}$	2.135 2.42	
$V_{IL}$	Low-level input voltage (CLKIN, $\overline{CLKIN}$ only)	$V_{CC} = 3\text{ V to }3.6\text{ V}$	$V_{CC}-1.81$ $V_{CC}-1.475$	V
		$V_{CC} = 3.3\text{ V}$	1.49 1.825	
$V_{IH}$	High-level input voltage ( $\overline{OE}$ only)	2		V
$V_{IL}$	Low-level input voltage ( $\overline{OE}$ only)		0.8	V
$f_{clock}$	Input clock frequency		500	MHz
$T_A$	Operating free-air temperature	0	70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
$V_{REF}$	$V_{CC} = 3\text{ V to }3.6\text{ V}$	$V_{CC}-1.38$ $V_{CC}-1.26$		V
	$V_{CC} = 3.3\text{ V}$	1.925 2.075		
$V_{OH}$	$V_{CC} = 3\text{ V to }3.6\text{ V}$	$V_{CC}-1.025$ $V_{CC}-0.88$		V
	$V_{CC} = 3.3\text{ V}$	2.275 2.42		
$V_{OL}$	$V_{CC} = 3\text{ V to }3.6\text{ V}$	$V_{CC}-1.81$ $V_{CC}-1.62$		V
	$V_{CC} = 3.3\text{ V}$	1.49 1.68		
$I_I$	$V_I = 2.4\text{ V}, V_{CC} = 3.6\text{ V}$		150	μA
$I_{CC}$	$I_O = 0, V_{CC} = 3.6\text{ V}$		80	mA

### switching characteristics over recommended operating free-air temperature range, $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 0^\circ\text{C}$		$T_A = 25^\circ\text{C}$		$T_A = 70^\circ\text{C}$		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	CLKIN, $\overline{CLKIN}$	Y, $\overline{Y}$	475	625	480	630	485	635	ps
$t_{PHL}$			475	625	480	630	485	635	
$t_{PHL}$	$\overline{OE}$	Y, $\overline{Y}$		900		900		900	ps
$t_{sk(o)}$		Y, $\overline{Y}$		50		50		50	ps
$t_{sk(pr)}$		Y, $\overline{Y}$		150		150		150	ps
$t_r$		Y, $\overline{Y}$	200	600	200	600	200	600	ps
$t_f$		Y, $\overline{Y}$	200	600	200	600	200	600	ps


ADVANCE INFORMATION



CDC112  
1-LINE TO 9-LINE DIFFERENTIAL LVPECL CLOCK DRIVER

SCAS322D – DECEMBER 1993 – REVISED APRIL 1996


PARAMETER MEASUREMENT INFORMATION



- NOTES: A. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 45\text{ MHz}$ ,  $Z_O = 50\ \Omega$ ,  $t_r \leq 1\text{ ns}$ ,  $t_f \leq 1\text{ ns}$ .  
B. Waveform 1 is for a  $\bar{Y}$  output with internal conditions such that the output is high except when disabled, and for a  $Y$  output with internal conditions such that the output is low except when disabled.  
C. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

### PARAMETER MEASUREMENT INFORMATION



- NOTES: A. Output skew,  $t_{\text{sk(o)}}$ , is calculated as the greater of:
- The difference between the fastest and slowest  $t_{\text{PLH}n}$  ( $n = 1, 2, \dots, 9$ )
  - The difference between the fastest and slowest  $t_{\text{PHL}n}$  ( $n = 1, 2, \dots, 9$ )
- B. Process skew,  $t_{\text{sk(pr)}}$ , is calculated as the greater of:
- The difference between the fastest and slowest  $t_{\text{PLH}n}$  ( $n = 1, 2, \dots, 9$ )
  - The difference between the fastest and slowest  $t_{\text{PHL}n}$  ( $n = 1, 2, \dots, 9$ ) across multiple devices

**Figure 2. Waveforms for Calculation of  $t_{\text{sk(o)}}$ ,  $t_{\text{sk(pr)}}$**