


SN74BCT2952 OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

SCBS063A – FEBRUARY 1991 – REVISED NOVEMBER 1993

- State-of-the-Art BiCMOS Design Significantly Reduces I_{CCZ}
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015
- Two 8-Bit, Back-to-Back Registers Store Data Flowing in Both Directions
- A Port Sinks 24 mA and Sources 3 mA
- B Port Sinks 64 mA and Sources 15 mA
- Noninverting Outputs
- Package Options Include Plastic Small-Outline (DW) Packages and Standard Plastic 300-mil DIPs (NT)

DW OR NT PACKAGE
(TOP VIEW)



description

The SN74BCT2952 consists of two 8-bit back-to-back registers that store data flowing in both directions between two bidirectional buses. Data on the A or B bus is stored in the registers on the low-to-high transition of the clock (CLKAB or CLKBA) input provided that the clock-enable ($\overline{CLKENAB}$ or $\overline{CLKENBA}$) input is low. Taking the output-enable (\overline{OEAB} or \overline{OEBA}) input low accesses the data on either port.

The SN74BCT2952 is characterized for operation from 0°C to 70°C.


FUNCTION TABLE†

INPUTS				OUTPUT B
$\overline{CLKENAB}$	CLKAB	\overline{OEAB}	A	
H	X	L	X	B_0^{\ddagger}
X	H or L	L	X	B_0^{\ddagger}
L	↑	L	L	L
L	↑	L	H	H
X	X	H	X	Z

† A-to-B data flow is shown; B-to-A data flow is similar but uses $\overline{CLKENBA}$, CLKBA, and \overline{OEBA} .

‡ Level of B before the indicated steady-state input conditions were established.

logic symbols§



§ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


SN74BCT2952

OCTAL BUS TRANSCEIVER AND REGISTER

WITH 3-STATE OUTPUTS

SCBS063A – FEBRUARY 1991 – REVISED NOVEMBER 1993

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC}	–0.5 V to 7 V
Input voltage range (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the disabled or power-off state	–0.5 V to 5.5 V
Voltage range applied to any output in the high state	–0.5 V to V_{CC}
Input clamp current, I_{IK} ($V_I < 0$)	–30 mA
Current into any output in the low state	128 mA
Operating free-air temperature range	0°C to 70°C
Storage temperature range	–65°C to 150°C

[†] Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input negative-voltage rating may be exceeded if the input clamp-current rating is observed.

SN74BCT2952

OCTAL BUS TRANSCEIVER AND REGISTER

WITH 3-STATE OUTPUTS

SCBS063A – FEBRUARY 1991 – REVISED NOVEMBER 1993

recommended operating conditions (see Note 2)

		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			V
V_{IL}	Low-level input voltage			0.8	V
I_{IK}	Input clamp current			-18	mA
I_{OH}	High-level output current	A ports		-3	mA
		B ports		-15	
I_{OL}	Low-level output current	A ports		24	mA
		B ports		64	
T_A	Operating free-air temperature	0		70	°C

NOTE 2: Unused or floating pins (input or I/O) must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT
V_{IK}		$V_{CC} = 4.5\text{ V}$,	$I_I = -18\text{ mA}$			-1.2	V
V_{OH}	A port	$V_{CC} = 4.5\text{ V}$	$I_{OH} = -1\text{ mA}$	2.5	3.4		V
			$I_{OH} = -3\text{ mA}$	2.4	3.3		
	B port	$V_{CC} = 4.5\text{ V}$	$I_{OH} = -3\text{ mA}$	2.4	3.3		
			$I_{OH} = -15\text{ mA}$	2	3.1		
		$V_{CC} = 4.75\text{ V}$,	$I_{OH} = -3\text{ mA}$	2.7			
V_{OL}	A port	$V_{CC} = 4.5\text{ V}$	$I_{OL} = 24\text{ mA}$		0.35	0.5	V
	B port		$I_{OL} = 64\text{ mA}$		0.42	0.55	
I_I^{\ddagger}	Control inputs	$V_{CC} = 5.5\text{ V}$,	$V_I = 5.5\text{ V}$			1	mA
	A or B ports					0.1	
I_{IH}^{\ddagger}	Control inputs	$V_{CC} = 5.5\text{ V}$,	$V_I = 2.5\text{ V}$			70	μA
	A or B ports					20	
I_{IL}^{\ddagger}	Control inputs	$V_{CC} = 5.5\text{ V}$,	$V_I = 0.5\text{ V}$			-70	μA
	A or B ports					-20	
I_{OS}^{\S}	Any A	$V_{CC} = 5.5\text{ V}$,	$V_O = 0$	-60		-150	mA
	Any B			-100		-250	
I_{CCH}^{\parallel}		$V_{CC} = 5.5\text{ V}$			2	5	mA
I_{CCL}^{\parallel}		$V_{CC} = 5.5\text{ V}$			38	55	mA
I_{CCZ}		$V_{CC} = 5.5\text{ V}$			2	5	mA
C_i	Control inputs	$V_{CC} = 5\text{ V}$,	$V_I = 2.5\text{ V or } 0.5\text{ V}$		6		pF
C_{io}	A or B ports	$V_{CC} = 5\text{ V}$,	$V_O = 2.5\text{ V or } 0.5\text{ V}$		12.5		pF

† All typical values are at $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ For I/O ports, the parameters I_{IH} and I_{IL} include the off-shoot output current.

§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

|| I_{CCH} and I_{CCL} are measured in the A-to-B mode.

SN74BCT2952

OCTAL BUS TRANSCEIVER AND REGISTER

WITH 3-STATE OUTPUTS

SCBS063A – FEBRUARY 1991 – REVISED NOVEMBER 1993

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			$V_{CC} = 5\text{ V}$, $T_A = 25^{\circ}\text{C}$		MIN	MAX	UNIT
			MIN	MAX			
f _{clock}	Clock frequency		125		125		MHz
t _w	Pulse duration, CLK high or low		4		4		ns
t _{su}	Setup time before CLK↑	A or B	2.5		2.5		ns
		$\overline{\text{CLKENAB}}$ or $\overline{\text{CLKENBA}}$	2		2		
t _h	Hold time after CLK↑	A or B	1.5		1.5		ns
		$\overline{\text{CLKENAB}}$ or $\overline{\text{CLKENBA}}$	2.5		2.5		

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50\text{ pF}$ (unless otherwise noted) (see Note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C			MIN	MAX	UNIT
			MIN	TYP	MAX			
f _{max}			125			125		MHz
t _{PLH}	CLKBA or CLKAB	A or B	3.5	5.7	7.5	3.5	9	ns
t _{PHL}			5	7	9.5	5	10.5	
t _{PZH}	OEBA or OEAB	A or B	2.9	5.2	6.9	2.9	8.2	ns
t _{PZL}			5.2	7.6	11.4	5.2	12.9	
t _{PHZ}	OEBA or OEAB	A or B	3.5	5.3	7.1	3.5	8.4	ns
t _{PLZ}			2.7	4.3	6	2.7	7	

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.