


SN54FB2031, SN74FB2031 9-BIT TTL/BTL ADDRESS/DATA TRANSCEIVERS


SCBS176F – NOVEMBER 1991 – REVISED AUGUST 1996

- Compatible With IEEE 1194.1-1991 (BTL) Standard
- TTL A Port, Backplane Transceiver Logic (BTL) \bar{B} Port
- Open-Collector \bar{B} -Port Outputs Sink 100 mA
- Isolated Logic-Ground and Bus-Ground Pins Reduce Noise
- BIAS V_{CC} Minimizes Signal Distortion During Live Insertion or Withdrawal
- \bar{B} -Port Biasing Network Preconditions the Connector and PC Trace to the BTL High-Level Voltage
- TTL-Input Structures Incorporate Active Clamping to Aid in Line Termination
- Package Options Include Plastic Quad Flat (RC) Package and Ceramic Flat (WD) Package

SN54FB2031 . . . WD PACKAGE
(TOP VIEW)



SN74FB2031 . . . RC PACKAGE
(TOP VIEW)



description

The 'FB2031 are 9-bit transceivers designed to translate signals between TTL and backplane transceiver logic (BTL) environments. They are specifically designed to be compatible with IEEE 1194.1-1991 (BTL) standard.

The \bar{B} port operates at BTL-signal levels. The open-collector \bar{B} ports are specified to sink 100 mA. Two output enables (OEB and \bar{OEB}) are provided for the \bar{B} outputs. When OEB is low, \bar{OEB} is high, or V_{CC} is less than 2.1 V, the \bar{B} port is turned off.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

SN54FB2031, SN74FB2031

9-BIT TTL/BTL ADDRESS/DATA TRANSCEIVERS

SCBS176F – NOVEMBER 1991 – REVISED AUGUST 1996

description (continued)

The A port operates at TTL-signal levels. The A outputs reflect the inverse of the data at the \overline{B} port when the A-port output enable (OEA) is high. When OEA is low or V_{CC} is less than 2.1 V, the A outputs are in the high-impedance state.

Pins are allocated for the 4-wire IEEE 1149.1 (JTAG) test bus. TMS and TCK are not connected and TDI is shorted to TDO.

BIAS V_{CC} establishes a voltage between 1.62 V and 2.1 V on the BTL outputs when V_{CC} is not connected.

BG V_{CC} and BG GND are the supply inputs for the bias generator.

To ensure the high-impedance state during power up or power down, A port should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54FB2031 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74FB2031 is characterized for operation from 0°C to 70°C .

Function Tables

TRANSCEIVER

INPUTS			FUNCTION
OEA	OEB	$\overline{\text{OEB}}$	
L	H	L	\overline{A} data to B bus
H	L	X	\overline{B} data to A bus
H	X	H	
H	H	L	\overline{A} data to B bus, \overline{B} data to A bus
L	L	X	Isolation
L	X	H	

STORAGE MODE

LCA, LCB	RESULT
0	Transparent
1	Latches latched
\uparrow	Flip-flops triggered

SELECT

SEL1	SEL0	MUX A \rightarrow B	MUX B \rightarrow A
0	0	Latch	Latch
0	1	Through	Through
1	0	Flip-flop	Flip-flop
1	1	Flip-flop	Latch



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

The diagram illustrates the internal logic of the 74VHC163 4-bit binary counter, specifically focusing on the B1 output. The inputs shown are LCA (18), SEL0 (20), SEL1 (15), LCB (16), OEB (46), $\overline{\text{OEB}}$ (45), OEA (47), and A1 (50). The outputs shown are B1 (40) and a signal labeled "To Eight Other Channels". The logic includes two 1D flip-flops with C1 inputs, two MUX (Multiplexer) blocks, and several logic gates (AND, OR, NOT). The B1 output is derived from the output of the first MUX and the output of the second MUX, which is inverted. The "To Eight Other Channels" signal is derived from the output of the second MUX and the output of the first MUX, which is inverted.

Pin numbers shown are for the RC package.

SN54FB2031, SN74FB2031

9-BIT TTL/BTL ADDRESS/DATA TRANSCEIVERS

SCBS176F – NOVEMBER 1991 – REVISED AUGUST 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC}	–0.5 V to 7 V
Input voltage range, V_I : except \bar{B} port	–1.2 V to 7 V
\bar{B} port	–1.2 V to 3.5 V
Input clamp current: except \bar{B} port	–40 mA
\bar{B} port	–18 mA
Voltage range applied to any \bar{B} output in the disabled or power-off state	–0.5 V to 3.5 V
Voltage range applied to any output in the high state	–0.5 V to V_{CC}
Current applied to any single output in the low state: A port	48 mA
\bar{B} port	200 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 1): RC package	1.4 W
Storage temperature range, T_{stg}	–65°C to 150°C

[†] Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 75 mils.

recommended operating conditions (see Note 2)

		SN54FB2031			SN74FB2031			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC} , BIAS V_{CC} , BG V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	\bar{B} port		1.62*	2.3		1.62	V
		Except \bar{B} port		2	2		2.3	
V_{IL}	Low-level input voltage	\bar{B} port		0.75	1.47*		0.75	V
		Except \bar{B} port		0.8	0.8		1.47	
I_{OH}	High-level output current	A port		–3	–3		–3	mA
I_{OL}	Low-level output current	A port		24	24		24	mA
		\bar{B} port		100	100		100	
T_A	Operating free-air temperature	–55		125	0		70	°C

* On products compliant to MIL-PRF-38535, this parameter is based on characterization data but is not tested.

NOTE 2: Unused pins (input or I/O) must be held high or low to prevent them from floating.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54FB2031, SN74FB2031

9-BIT TTL/BTL ADDRESS/DATA TRANSCEIVERS

SCBS176F – NOVEMBER 1991 – REVISED AUGUST 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54FB2031			SN74FB2031			UNIT
				MIN	TYP†	MAX	MIN	TYP†	MAX	
V _{IK}	B̄ port	V _{CC} = 4.5 V	I _I = −18 mA	−1.2			−1.2			V
	Except B̄ port		I _I = −40 mA	−0.5			−0.5			
V _{OH}	A port	V _{CC} = 4.5 V	I _{OH} = −1 mA	3.2						V
			I _{OH} = −3 mA	2.5	3.3	2.5	3.3			
V _{OL}	A port	V _{CC} = 4.5 V	I _{OL} = 20 mA	0.31						V
			I _{OL} = 24 mA	0.35	0.5	0.35	0.5			
	B̄ port	V _{CC} = 4.5 V	I _{OL} = 80 mA	0.70	1.2	0.75	1.1			
			I _{OL} = 100 mA	1.15	1.15					
I _I	Except B̄ port	V _{CC} = 5.5 V,	V _I = 5.5 V	50			50			μA
I _{IH} ‡	Except B̄ port	V _{CC} = 5.5 V,	V _I = 2.7 V	50			50			μA
I _{IL} ‡	Except B̄ port	V _{CC} = 5.5 V	V _I = 0.5 V	−50			−50			μA
	B̄ port		V _I = 0.75 V	−100			−100			
I _{OZH}	A port	V _{CC} = 2.1 V to 5.5 V, V _O = 2.7 V		50			50			μA
I _{OZL}	A port	V _{CC} = 2.1 V to 5.5 V, V _O = 0.5 V		−50			−50			μA
I _{OZPU}	A port	V _{CC} = 0 to 2.1 V, V _O = 0.5 V to 2.7 V		50			50			μA
I _{OZPD}	A port	V _{CC} = 2.1 V to 0, V _O = 0.5 V to 2.7 V		−50			−50			μA
I _{OH}	B̄ port	V _{CC} = 0 to 5.5 V, V _O = 2.1 V		100			100			μA
I _{OS} §	A port	V _{CC} = 5.5 V, V _O = 0		−30	−150	−30	−150			mA
I _{CC}	A port to B̄ port	V _{CC} = 5.5 V, I _O = 0		70			78			mA
	B̄ port to A port			80			78			
C _i		V _I = 0.5 V or 2.5 V		13			4.5			pF
C _{io} ¶	A port	V _O = 0.5 V or 2.5 V		13			8.5			pF
	B̄ port per P1194.0	V _{CC} = 0 to 5.5 V		12			6			

† All typical values are at $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

¶ Parameter is based on characterization but is not tested.

live-insertion specifications over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS		SN54FB2031		SN74FB2031		UNIT
				MIN	MAX	MIN	MAX	
I_{CC} (BIAS V_{CC})		$V_{CC} = 0\text{ to } 4.5\text{ V}$	$V_B = 0\text{ to } 2\text{ V}$, V_I (BIAS V_{CC}) = $4.5\text{ V to } 5.5\text{ V}$		450		450	μA
		$V_{CC} = 4.5\text{ V to } 5.5\text{ V}$			10		10	
V_O	\overline{B} port	$V_{CC} = 0$,	V_I (BIAS V_{CC}) = 5 V	1.62	2.1	1.62	2.1	V
I_O	\overline{B} port	$V_{CC} = 0$,	$V_B = 1\text{ V}$, V_I (BIAS V_{CC}) = $4.5\text{ V to } 5.5\text{ V}$	-30		-1		μA
		$V_{CC} = 0\text{ to } 5.5\text{ V}$,	$OEB = 0\text{ to } 0.8\text{ V}$		100		100	
		$V_{CC} = 0\text{ to } 2.2\text{ V}$,	$OEB = 0\text{ to } 5\text{ V}$		100		100	



SN54FB2031, SN74FB2031

9-BIT TTL/BTL ADDRESS/DATA TRANSCEIVERS

SCBS176F – NOVEMBER 1991 – REVISED AUGUST 1996

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			SN54FB2031		SN74FB2031		UNIT
			MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency		0	150	0	150	MHz
t _w	Pulse duration, LCA or LCB		3.3		3.3		ns
t _{su}	Setup time	Data before LCA↑ (clock mode)	1.5		1.4		ns
		Data before LCB↑ (clock mode)	2.8		2.8		
		Data before LCA↑ (latch mode)	1.1		1.1		
		Data before LCB↑ (latch mode)	2.4		2.4		
t _h	Hold time	Data after LCA↑ (clock mode)	0.6		0.6		ns
		Data after LCB↑ (clock mode)	0		0		
		Data after LCA↑ (latch mode)	0.9		0.9		
		Data after LCB↑ (latch mode)	0		0		



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54FB2031, SN74FB2031

9-BIT TTL/BTL ADDRESS/DATA TRANSCEIVERS

SCBS176F – NOVEMBER 1991 – REVISED AUGUST 1996

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)


PARAMETER		FROM (INPUT)	TO (OUTPUT)	SN54FB2031				SN74FB2031				UNIT		
				V _{CC} = 5 V, T _A = 25°C			MIN	MAX	V _{CC} = 5 V, T _A = 25°C				MIN	MAX
				MIN	TYP	MAX			MIN	TYP	MAX			
f _{max}				150			150		150			150		MHz
t _{PLH}		A (through mode)	\overline{B}	1.2	4.5	7	1	8	3.7	4.5	5.9	3.2	6.6	ns
t _{PHL}				1	4	6.7	0.8	7.8	2.9	4	5.7	2.6	5.9	
t _{PLH}		A (transparent)	\overline{B}	1.4	5	7.3	1.2	8.6	4.1	5	6.5	3.6	7.3	ns
t _{PHL}				1.2	4.5	7.2	1	8.3	3.3	4.5	6.1	3	6.5	
t _{PLH}		LCA	\overline{B}	1.4	5.4	7.7	1	9.1	4.5	5.4	7	3.9	7.8	ns
t _{PHL}				1.6	5.1	7.9	1.1	9	4	5.1	6.7	3.4	7.4	
t _{PLH}		LCB	A	1	3.7	7	0.7	7.9	2.8	3.7	4.7	1.9	6	ns
t _{PHL}				0.9	3.4	6.9	0.6	7.4	2.5	3.4	4.9	1.8	5.5	
t _{PLH}		SEL1 or SEL0	A	0.7	3.8	6.4	0.5	7.9	2.5	3.8	5.3	1.9	6.3	ns
t _{PHL}				0.8	3.5	6.3	0.6	7.1	2.2	3.5	5.1	1.6	5.6	
t _{PLH}		SEL1 or SEL0	\overline{B}	1.3	5.3	7.8	1.1	9.3	4.1	5.3	6.9	3.7	7.8	ns
t _{PHL}				1.1	5.2	7.9	0.9	9.2	3.7	5.2	6.9	3.3	7.7	
t _{PLH}		\overline{B} (through mode)	A	0.9	4	6.8	0.7	8.6	3.1	4	5.6	2.2	7.1	ns
t _{PHL}				1.1	3.4	6.9	0.6	7.6	2.6	3.4	4.9	1.4	5.7	
t _{PLH}		\overline{B} (transparent)	A	1	4.2	7.6	1	9	3.3	4.2	5.9	2.4	7.6	ns
t _{PHL}				1.4	3.9	7.4	1	8.2	2.8	3.9	5.5	1.8	6.3	
t _{PLH}		OEB or \overline{OEB}	\overline{B}	1	4.6	7.3	0.8	8.4	3.7	4.6	6.1	3.2	6.7	ns
t _{PHL}				1	4.3	6.9	0.6	8.2	2.9	4.3	5.8	2.5	6.4	
t _{PZH}		OEA	A	0.4	3.1	6.2	0.3	7.3	2.3	3.1	4.5	1.6	5	ns
t _{PZL}				0.4	2.7	6.1	0.3	7	1.9	2.7	4.1	1.6	4.4	
t _{PHZ}		OEA	A	0.3	3.1	6.4	0.2	7.1	2.2	3.1	4.5	1.5	5.2	ns
t _{PLZ}				0.4	3.3	6.5	0.3	7.2	2.5	3.3	4.9	2	5.2	
t _{sk(p)}	Skew for any single channel t _{PHL} – t _{PLH}	A	\overline{B}	0.5					0.5					ns
		\overline{B}	A	0.3					0.3					
t _{sk(o)}	Skew between drivers in the same package	A	\overline{B}	0.2					0.2					ns
		\overline{B}	A	0.3					0.3					
t _t	Transition time, \overline{B} outputs (1.3 V to 1.8 V)			0.4	2	4.5	0.4	4.5	0.6	2	2.8	0.4	2.9	ns
	Transition time, \overline{A} outputs (10% to 90%)			0.5	3.5	4.7	0	6.4	0.5	3.5	4.7	0	5.4	
\overline{B} -port input pulse rejection				1			1		1			1		ns

SN54FB2031, SN74FB2031

9-BIT TTL/BTL ADDRESS/DATA TRANSCEIVERS

SCBS176F – NOVEMBER 1991 – REVISED AUGUST 1996

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: TTL inputs: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$. BTL inputs: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.