

SN54ABT833, SN74ABT833 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SCBS195B – FEBRUARY 1991 – REVISED APRIL 1995

- State-of-the-Art *EPIC-IITM* BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce) < 1 V at $V_{CC} = 5$ V, $T_A = 25^\circ\text{C}$
- High-Drive Outputs (–32-mA I_{OH} , 64-mA I_{OL})
- Parity Error Flag With Parity Generator/Checker
- Register for Storage of the Parity Error Flag
- Package Options Include Plastic Small-Outline (DW) Package, Ceramic Chip Carriers (FK), and Plastic (NT) and Ceramic (JT) DIPs

description


These 'ABT833 8-bit to 9-bit parity transceivers are designed for communication between data buses. When data is transmitted from the A bus to the B bus, a parity bit is generated. When data is transmitted from the B bus to the A bus with its corresponding parity bit, the open-collector parity-error (\overline{ERR}) output indicates whether or not an error in the B data has occurred. The output-enable ($\overline{OE_A}$ and $\overline{OE_B}$) inputs can be used to disable the device so that the buses are effectively isolated. The 'ABT833 provide true data at their outputs.

A 9-bit parity generator/checker generates a parity-odd (PARITY) output and monitors the parity of the I/O ports with the \overline{ERR} flag. The \overline{ERR} output is clocked into the register on the rising edge of the clock (CLK) input. The error flag register is cleared with a low pulse on the clear (CLR) input. When both $\overline{OE_A}$ and $\overline{OE_B}$ are low, data is transferred from the A bus to the B bus and inverted parity is generated. Inverted parity is a forced error condition that gives the designer more system diagnostic capability.


To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT833 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74ABT833 is characterized for operation from -40°C to 85°C .

SN54ABT833 . . . JT PACKAGE
SN74ABT833 . . . DW OR NT PACKAGE
(TOP VIEW)



SN54ABT833 . . . FK PACKAGE
(TOP VIEW)



NC – No internal connection

EPICIIIB is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1995, Texas Instruments Incorporated

8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS


SCBS195B – FEBRUARY 1991 – REVISED APRIL 1995

FUNCTION TABLE

INPUTS						OUTPUT AND I/O				FUNCTION
$\overline{\text{OEB}}$	$\overline{\text{OEA}}$	$\overline{\text{CLR}}$	CLK	Ai Σ OF H's	Bi† Σ OF H's	A	B	PARITY	$\overline{\text{ERR}}\ddagger$	
L	H	X	X	Odd Even	NA	NA	A	L H	NA	A data to B bus and generate parity
H	L	H	↑	NA	Odd Even	B	NA	NA	H L	B data to A bus and check parity
X	X	L	X	X	X	X	NA	NA	H	Check error-flag register
H	H	H	No↑ No↑	X X	X	Z	Z	Z	NC H H L	Internal status
L	L	X	X	Odd Even	Odd Even	N	AA	H L	N	A data to A bus generate parity


N A = n o t a p p l i c a b l e , N C
 tS u m m a t i o n o f h i g h - l e v e l
 tO u t p u t o s u t t a p t u e t s w s a h s o w p n r e a v s i s
 S i n t h o i u s t p m u o t d e f . w h t e h n e c E l R o R c k e

l o d i c s y m b o l



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DW, JT, and NT packages.

logic diagram (positive logic)



Pin numbers shown are for the DW, JT, and NT packages.

ERROR-FLAG FUNCTION TABLE


INPUTS		INTERNAL TO DEVICE	OUTPUT PRE-STATE	OUTPUT $\overline{\text{ERR}}$	FUNCTION
$\overline{\text{CLR}}$	CLK	POINT P	$\overline{\text{ERR}}_{n-1}^{\dagger}$		
H	\uparrow	H	H	H	Sample
H	\uparrow	X	L	L	
H	\uparrow	L	X	L	
L	X	X	X	H	Clear

\dagger The state of the $\overline{\text{ERR}}$ output before any changes at $\overline{\text{CLR}}$, CLK, or point P

SN54ABT833, SN74ABT833 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SCBS195B – FEBRUARY 1991 – REVISED APRIL 1995

error-flag waveforms



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC}	−0.5 V to 7 V
Input voltage range, V_I (except I/O ports) (see Note 1)	−0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O	−0.5 V to 5.5 V
Current into any output in the low state, I_O : SN54ABT833	96 mA
SN74ABT833	128 mA
Input clamp current, I_{IK} ($V_I < 0$)	−18 mA
Output clamp current, I_{OK} ($V_O < 0$)	−50 mA
Maximum power dissipation at $T_A = 55^{\circ}\text{C}$ (in still air) (see Note 2): DW package	1.7 W
NT package	1.3 W
Storage temperature range, T_{stg}	−65°C to 150°C

[†] Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the NT package, which has a trace length of zero. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

SN54ABT833, SN74ABT833 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SCBS195B – FEBRUARY 1991 – REVISED APRIL 1995

recommended operating conditions (see Note 3)

		SN54ABT833		SN74ABT833		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	4.5	5.5	4.5	5.5	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage		0.8		0.8	V
V_I	Input voltage	0	V_{CC}	0	V_{CC}	V
V_{OH}	High-level output voltage	\overline{ERR}		5.5		V
I_{OH}	High-level output current	Except \overline{ERR}		–32		mA
I_{OL}	Low-level output current			64		mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		5		ns/V
T_A	Operating free-air temperature	–55	125	–40	85	°C

NOTE 3: Unused or floating pins (input or I/O) must be held high or low.

SN54ABT833, SN74ABT833

8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SCBS195B – FEBRUARY 1991 – REVISED APRIL 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		T _A = 25°C			SN54ABT833		SN74ABT833		UNIT
				MIN	TYP†	MAX	MIN	MAX	MIN	MAX	
V _{IK}		V _{CC} = 4.5 V, I _I = -18 mA				-1.2		-1.2		-1.2	V
V _{OH}	All outputs except $\overline{\text{ERR}}$	V _{CC} = 4.5 V, I _{OH} = -3 mA		2.5			2.5		2.5		V
		V _{CC} = 5 V, I _{OH} = -3 mA		3			3		3		
		V _{CC} = 4.5 V	I _{OH} = -24 mA	2			2				
			I _{OH} = -32 mA	2*					2		
V _{OL}		V _{CC} = 4.5 V	I _{OL} = 24 mA			0.55		0.55			V
			I _{OL} = 64 mA			0.55*				0.55	
I _{OH}	$\overline{\text{ERR}}$	V _{CC} = 4.5 V, V _{OH} = 5.5 V				20		20		20	μA
I _I	Control inputs	V _{CC} = 5.5 V, V _I = V _{CC} or GND				±1		±1		±1	μA
	A or B ports					±100		±100		±100	
I _{IL}	A or B ports	V _{CC} = 0, V _I = GND				-50		-50		-50	μA
I _{OZH} ‡		V _{CC} = 5.5 V, V _O = 2.7 V				50		50		50	μA
I _{OZL} ‡		V _{CC} = 5.5 V, V _O = 0.5 V				-50		-50		-50	μA
I _{off}		V _{CC} = 0, V _I or V _O ≤ 4.5 V				±100				±100	μA
I _{CEX}		V _{CC} = 5.5 V, V _O = 5.5 V	Outputs high			50		50		50	μA
I _O §		V _{CC} = 5.5 V, V _O = 2.5 V		-50	-100	-200#	-50	-200#	-50	-200#	mA
I _{CC}		V _{CC} = 5.5 V, I _O = 0, V _I = V _{CC} or GND	A or B ports	Outputs high		1	250	250	250	250	μA
				Outputs low		24	38#	38#	38#	38#	mA
				Outputs disabled		0.5	250	250	250	250	μA
ΔI _{CC} ¶		V _{CC} = 5.5 V, One input at 3.4 V, Other inputs at V _{CC} or GND	Data inputs	Output enabled		1.5		1.5		1.5	mA
				Outputs disabled		50		50		50	μA
			Control inputs			1.5		1.5		1.5	mA
C _i	Control inputs	V _I = 2.5 V or 0.5 V				4.5					pF
C _{io}	A or B ports	V _O = 2.5 V or 0.5 V				10.5					pF

* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V_{CC} = 5 V.

‡ The parameters I_{OZH} and I_{OZL} include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

These limits may vary among suppliers.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54ABT833, SN74ABT833 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SCBS195B – FEBRUARY 1991 – REVISED APRIL 1995

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			$V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$		SN54ABT833		SN74ABT833		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t_w	Pulse duration	CLK high or low	3		3		3		ns
		$\overline{\text{CLR}}$ low	3		3		3		
t_{su}	Setup time before CLK \uparrow	B or PARITY high	9.8		9.8		9.8		ns
		B or PARITY low	8.1		8.1		8.1		
		$\overline{\text{CLR}}$	2		2		2		
t_h	Hold time after CLK \uparrow	B or PARITY	0		0		0		ns

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$			SN54ABT833		SN74ABT833		UNIT
			MIN	TYP \dagger	MAX	MIN	MAX	MIN	MAX	
t_{PLH}	A or B	B or A	1.2	2.8	4.8	1.2	5.4	1.2	5.3	ns
t_{PHL}			1	3	4.8 \ddagger	1	5.4	1	5.3 \ddagger	
t_{PLH}	A	PARITY	2.1	5.5	9.5	2.1	11.3	2.1	11.2	ns
t_{PHL}			2.5	5.3	9.7	2.5	11.1	2.5	11	
t_{PZH}	$\overline{\text{OE}}$	PARITY	2.6	6.2	8.5	2.6	10.6	2.6	10.5	ns
t_{PZL}			2.6 \ddagger	5.8	8.6	2.6 \ddagger	10.1	2.6 \ddagger	10	
t_{PLH}	$\overline{\text{CLR}}$	$\overline{\text{ERR}}$	1	3.2	4.8 \ddagger	1	5.3	1	5.2	ns
t_{PHL}	CLK		1.2 \ddagger	2.8	5.7	1.2 \ddagger	6.3	1.2 \ddagger	6.2	
t_{PZH}	$\overline{\text{OE}}$	A, B or PARITY	1	3.7	5.8 \ddagger	1	6.6	1	6.5 \ddagger	ns
t_{PZL}			1.3 \ddagger	3.8	5.8	1.3 \ddagger	6.6	1.3 \ddagger	6.5 \ddagger	
t_{PHZ}	$\overline{\text{OE}}$	A, B or PARITY	1.9 \ddagger	4.4	7.3	1.9 \ddagger	8	1.9 \ddagger	7.9	ns
t_{PLZ}			2.2 \ddagger	4.4	7.7	2.2 \ddagger	8.2	2.2 \ddagger	8.1	


\dagger All typical values are at $V_{CC} = 5\text{ V}$.

\ddagger These limits may vary among suppliers.

SN54ABT833, SN74ABT833 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SCBS195B – FEBRUARY 1991 – REVISED APRIL 1995

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_r ≤ 2.5 ns, t_f ≤ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.