

# SN54ABT162601, SN74ABT162601 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS247C – AUGUST 1992 – REVISED MAY 1996

- B-Port Outputs Have Equivalent 25- $\Omega$  Series Resistors, So No External Resistors Are Required
- Members of the Texas Instruments *Widebus*™ Family
- State-of-the-Art *EPIC-II B*™ BiCMOS Design Significantly Reduces Power Dissipation
- *UBT*™ (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, Clocked, or Clock-Enabled Mode
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 0.8 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

## description


These 18-bit universal bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by output-enable ( $\overline{OEAB}$  and  $\overline{OEBA}$ ), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the clock-enable ( $\overline{CLKENAB}$  and  $\overline{CLKENBA}$ ) inputs.

For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A-bus data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. Output-enable  $\overline{OEAB}$  is active-low. When  $\overline{OEAB}$  is low, the outputs are active. When  $\overline{OEAB}$  is high, the outputs are in the high-impedance state. Data flow for B to A is similar to that of A to B but uses  $\overline{OEBA}$ , LEBA, CLKBA, and  $\overline{CLKENBA}$ .

The B-port outputs, which are designed to source or sink up to 12 mA, include 25- $\Omega$  series resistors to reduce overshoot and undershoot.

SN54ABT162601 . . . WD PACKAGE  
SN74ABT162601 . . . DGG OR DL PACKAGE  
(TOP VIEW)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus, EPIC-II B, and UBT are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

# SN54ABT162601, SN74ABT162601

## 18-BIT UNIVERSAL BUS TRANSCEIVERS

### WITH 3-STATE OUTPUTS

SCBS247C – AUGUST 1992 – REVISED MAY 1996

#### description (continued)

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ABT162601 is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ABT162601 is characterized over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74ABT162601 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

FUNCTION TABLE†

INPUTS					OUTPUT B
$\overline{\text{CLKENAB}}$	$\overline{\text{OEAB}}$	LEAB	CLKAB	A	
X	H	X	X	X	Z
X	L	H	X	L	L
X	L	H	X	H	H
H	L	L	X	X	$B_0^{\ddagger}$
H	L	L	X	X	$B_0^{\ddagger}$
L	L	L	$\uparrow$	L	L
L	L	L	$\uparrow$	H	H
L	L	L	L	X	$B_0^{\ddagger}$
L	L	L	H	X	$B_0^{\S}$

† A-to-B data flow is shown: B-to-A flow is similar but uses  $\overline{\text{OEBA}}$ , LEBA, CLKBA, and  $\overline{\text{CLKENBA}}$ .


$\ddagger$  Output level before the indicated steady-state input conditions were established

$\S$  Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low

**SN54ABT162601, SN74ABT162601**  
**18-BIT UNIVERSAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS247C – AUGUST 1992 – REVISED MAY 1996

**logic diagram (positive logic)**



# SN54ABT162601, SN74ABT162601

## 18-BIT UNIVERSAL BUS TRANSCEIVERS

### WITH 3-STATE OUTPUTS

SCBS247C – AUGUST 1992 – REVISED MAY 1996

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$	–0.5 V to 7 V
Input voltage range, $V_I$ (except I/O ports) (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$	–0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT162601 (A port)	96 mA
SN74ABT162601 (A port)	128 mA
B port	30 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	–18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ )	–50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DGG package	1 W
DL package	1.4 W
Storage temperature range, $T_{stg}$	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*.

#### recommended operating conditions (see Note 3)

			SN54ABT162601		SN74ABT162601		UNIT
			MIN	MAX	MIN	MAX	
V <sub>CC</sub>	Supply voltage		4.5	5.5	4.5	5.5	V
V <sub>IH</sub>	High-level input voltage		2		2		V
V <sub>IL</sub>	Low-level input voltage			0.8		0.8	V
V <sub>I</sub>	Input voltage		0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current	A port		−24		−32	mA
		B port		−12		−12	
I <sub>OL</sub>	Low-level output current	A port		48		64	mA
		B port		12		12	
Δt/Δv	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate		200		200		μs/V
T <sub>A</sub>	Operating free-air temperature		−55	125	−40	85	°C

NOTE 3: Unused or floating pins (input or I/O) must be held high or low.

**SN54ABT162601, SN74ABT162601**  
**18-BIT UNIVERSAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS247C – AUGUST 1992 – REVISED MAY 1996

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER		TEST CONDITIONS		T <sub>A</sub> = 25°C			SN54ABT162601		SN74ABT162601		UNIT	
				MIN	TYP†	MAX	MIN	MAX	MIN	MAX		
V <sub>IK</sub>		V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA		-1.2			-1.2		-1.2		V	
V <sub>OH</sub>	A port	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA		2.5			2.5		2.5		V	
		V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA		3			3		3			
		V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA		2			2				
			I <sub>OH</sub> = -32 mA		2*					2		
	B port	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -1 mA		3.35			3.3		3.35			
		V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -1 mA		3.85			3.8		3.85			
		V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -3 mA		3.1			3		3.1		
			I <sub>OH</sub> = -12 mA		2.6					2.6		
V <sub>OL</sub>	A port	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA		0.55			0.55				V
			I <sub>OL</sub> = 64 mA		0.55*					0.55		
	B port	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 12 mA		0.8			0.8		0.8			
I <sub>I</sub>	Control inputs	V <sub>CC</sub> = 0 to 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND			±1			±1		±1		μA
	A or B ports	V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND			±20			±20		±20		
I <sub>OZPU</sub>		V <sub>CC</sub> = 0 to 2.1 V, V <sub>O</sub> = 0.5 V to 2.7 V, $\overline{OE} = X$			±50			±50		±50		μA
I <sub>OZPD</sub>		V <sub>CC</sub> = 2.1 V to 0, V <sub>O</sub> = 0.5 V to 2.7 V, $\overline{OE} = X$			±50			±50		±50		μA
I <sub>OZH</sub> ‡		V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>O</sub> = 2.7 V, $\overline{OE} \geq 2$ V			10			10		10		μA
I <sub>OZL</sub> ‡		V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>O</sub> = 0.5 V, $\overline{OE} \geq 2$ V			-10			-10		-10		μA
I <sub>off</sub>		V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V			±100					±100		μA
I <sub>CEX</sub>	Outputs high	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V			50			50		50		μA
I <sub>O</sub> §	A port	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V			-50	-100	-180	-50	-180	-50	-180	mA
	B port				-25	-55	-100	-25	-100	-25	-100	
I <sub>CC</sub>	A or B ports	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND	Outputs high		3			3		3		mA
			Outputs low		36			36		36		
			Outputs disabled		3			3		3		
ΔI <sub>CC</sub> ¶		V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND			50			50		50		μA
C <sub>i</sub>	Control inputs	V <sub>I</sub> = 2.5 V or 0.5 V			3							pF
C <sub>io</sub>	A or B ports	V <sub>O</sub> = 2.5 V or 0.5 V			9							pF

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54ABT162601, SN74ABT162601

## 18-BIT UNIVERSAL BUS TRANSCEIVERS

### WITH 3-STATE OUTPUTS

SCBS247C – AUGUST 1992 – REVISED MAY 1996

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(see Figure 1)

			SN54ABT162601		SN74ABT162601		UNIT
			MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency		0	150	0	150	MHz
t <sub>w</sub>	Pulse duration	LEAB or LEBA high	2.5		2.5		ns
		CLKAB or CLKBA high or low	3		3		
t <sub>su</sub>	Setup time	A before CLKAB↑ or B before CLKBA↑		4.3		4.3	ns
		A before LEAB↓ or B before LEBA↓	CLK high	2.5		2.5	
			CLK low	1		1	
		CLKEN before CLK↑		2.7		2.7	
t <sub>h</sub>	Hold time	A after CLKAB↑ or B after CLKBA↑		0		0	ns
		A after LEAB↓ or B after LEBA↓		0.5		0.5	
		CLKEN after CLK↑		0		0	


switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			SN54ABT162601		SN74ABT162601		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			150			150		150		MHz
t <sub>PLH</sub>	A	B	1.5	2.8	4	1.5	5.1	1.5	4.8	ns
t <sub>PHL</sub>			2	3.7	5.2	2	6.1	2	5.7	
t <sub>PLH</sub>	B	A	1	2.5	3.6	1	4.2	1	4	ns
t <sub>PHL</sub>			2	3.3	4.5	2	5.1	2	4.9	
t <sub>PLH</sub>	LEBA	A	2	3.3	4.5	2	5.6	2	5	ns
t <sub>PHL</sub>			2	3.6	4.7	2	5.4	2	5	
t <sub>PLH</sub>	LEAB	B	2	3.4	4.8	2	6.1	2	5.6	ns
t <sub>PHL</sub>			2	3.8	5.2	2	6.4	2	5.9	
t <sub>PLH</sub>	CLKBA	A	1.5	3.1	4.7	1.5	5.4	1.5	5.3	ns
t <sub>PHL</sub>			1.5	3.1	4.3	1.5	5.2	1.5	5	
t <sub>PLH</sub>	CLKAB	B	1.5	3.3	4.7	1.5	6	1.5	5.5	ns
t <sub>PHL</sub>			1.5	3.5	4.8	1.5	5.8	1.5	5.3	
t <sub>PZH</sub>	OEBA	A	2	3.5	4.6	2	5.3	2	5.1	ns
t <sub>PZL</sub>			2	3.7	4.7	2	5.6	2	5.4	
t <sub>PZH</sub>	OEAB	B	2	3.8	5.3	2	6.6	2	6.1	ns
t <sub>PZL</sub>			2	3.6	5.1	2	6.2	2	5.7	
t <sub>PHZ</sub>	$\overline{\text{OEBA}}$	A	2	3.6	5.4	2	6.6	2	6.2	ns
t <sub>PLZ</sub>			1.5	3.2	4.7	1.5	5.8	1.5	5.4	
t <sub>PHZ</sub>	$\overline{\text{OEAB}}$	B	2	3.4	4.8	2	5.6	2	5.4	ns
t <sub>PLZ</sub>			1.5	3.2	4.5	1.5	5.7	1.5	5.2	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




## PARAMETER MEASUREMENT INFORMATION




TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open


LOAD CIRCUIT FOR OUTPUTS




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

## **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

**TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.**

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.