


SN74ABT543A OCTAL REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS

SCBS464A – JUNE 1992 – REVISED JUNE 1994

- State-of-the-Art *EPIC-II B*™ BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce) < 1 V at $V_{CC} = 5$ V, $T_A = 25^\circ\text{C}$
- High-Drive Outputs (–32-mA I_{OH} , 64-mA I_{OL})
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, and Standard Plastic 300-mil DIPs (JT)

DB, DW, OR NT PACKAGE
(TOP VIEW)



description

The SN74ABT543A octal transceiver contains two sets of D-type latches for temporary storage of data flowing in either direction. Separate latch-enable (\overline{LEAB} or \overline{LEBA}) and output-enable (\overline{OEAB} or \overline{OEBA}) inputs are provided for each register to permit independent control in either direction of data flow.

The A-to-B enable (\overline{CEAB}) input must be low in order to enter data from A or to output data from B. If \overline{CEAB} is low and \overline{LEAB} is low, the A-to-B latches are transparent; a subsequent low-to-high transition of \overline{LEAB} puts the A latches in the storage mode. With \overline{CEAB} and \overline{OEAB} both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B to A is similar but requires using the \overline{CEBA} , \overline{LEBA} , and \overline{OEBA} inputs.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ABT543A is packaged in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN74ABT543A is characterized for operation from -40°C to 85°C .

FUNCTION TABLE†

INPUTS				OUTPUT B
\overline{CEAB}	\overline{LEAB}	\overline{OEAB}	A	
H	X	X	X	Z
X	X	H	X	Z
L	H	L	X	B_0^\ddagger
L	L	L	L	L
L	L	L	H	H

† A-to-B data flow is shown; B-to-A flow control is the same except that it uses \overline{CEBA} , \overline{LEBA} , and \overline{OEBA} .

‡ Output level before the indicated steady-state input conditions were established.

EPIC-II B is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.


 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

SCBS464A – JUNE 1992 – REVISED JUNE 1994

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	–0.5 V to 7 V
Input voltage range, V_I (except I/O ports) (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O	–0.5 V to 5.5 V
Current into any output in the low state, I_O	128 mA
Input clamp current, I_{IK} ($V_I < 0$)	–18 mA
Output clamp current, I_{OK} ($V_O < 0$)	–50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air):	
DB package	0.7 W
DW package	1 W
NT package	1.3 W
Storage temperature range	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

recommended operating conditions (see Note 2)

			MIN	MAX	UNIT
V _{CC}	Supply voltage		4.5	5.5	V
V _{IH}	High-level input voltage		2		V
V _{IL}	Low-level input voltage			0.8	V
V _I	Input voltage		0	V _{CC}	V
I _{OH}	High-level output current			−32	mA
I _{OL}	Low-level output current			64	mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled		5	ns/V
T _A	Operating free-air temperature		−40	85	°C

NOTE 2: Unused or floating pins (input or I/O) must be held high or low.

SN74ABT543A

OCTAL REGISTERED TRANSCEIVER

WITH 3-STATE OUTPUTS

SCBS464A – JUNE 1992 – REVISED JUNE 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		T _A = 25°C			MIN	MAX	UNIT
			MIN	TYP†	MAX			
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA				-1.2		-1.2	V
V _{OH}	V _{CC} = 4.5 V, I _{OH} = -3 mA		2.5			2.5		V
	V _{CC} = 5 V, I _{OH} = -3 mA		3			3		
	V _{CC} = 4.5 V	I _{OH} = -24 mA	2					
		I _{OH} = -32 mA				2		
V _{OL}	V _{CC} = 4.5 V	I _{OL} = 48 mA			0.55			V
		I _{OL} = 64 mA				0.55		
I _I	V _{CC} = 5.5 V, V _I = V _{CC} or GND	Control inputs			±1		±1	μA
		A or B ports			±100		±100	
I _{OZH} ‡	V _{CC} = 5.5 V, V _O = 2.7 V				50		50	μA
I _{OZL} ‡	V _{CC} = 5.5 V, V _O = 0.5 V				-50		-50	μA
I _{OFF}	V _{CC} = 0, V _I or V _O ≤ 4.5 V				±100		±100	μA
I _{CEX}	V _{CC} = 5.5 V, V _O = 5.5 V	Outputs high			50		50	μA
I _O §	V _{CC} = 5.5 V, V _O = 2.5 V		-50	-100	-180	-50	-180	mA
I _{CC}	V _{CC} = 5.5 V, I _O = 0, V _I = V _{CC} or GND	A or B ports						
		Outputs high			1	250	250	μA
		Outputs low			24	34	34	mA
		Outputs disabled			0.5	250	250	μA
ΔI _{CC} ¶	V _{CC} = 5.5 V, One input at 3.4 V, Other inputs at V _{CC} or GND				1.5		1.5	mA
C _i	V _I = 2.5 V or 0.5 V	Control inputs			4			pF
C _{io}	V _O = 2.5 V or 0.5 V	A or B ports			7			pF

† All typical values are at V_{CC} = 5 V.

‡ The parameters I_{OZH} and I_{OZL} include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

				V _{CC} = 5 V, T _A = 25°C		MIN	MAX	UNIT
				MIN	MAX			
t _w	Pulse duration, $\overline{\text{LEAB}}$ or $\overline{\text{LEBA}}$ low			3.5		3.5		ns
t _{su}	Setup time	Data before LEAB or LEBA↑	High	2.5		2.5		ns
			Low	3		3		
		Data before CEAB or CEBA↑	High	2.5		2.5		
			Low	2.5		2.5		
t _h	Hold time	Data after $\overline{\text{LEAB}}$ or $\overline{\text{LEBA}}$ ↑		1		1		ns
		Data after CEAB or CEBA↑		1		1		



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ABT543A
OCTAL REGISTERED TRANSCEIVER
WITH 3-STATE OUTPUTS

SCBS464A – JUNE 1992 – REVISED JUNE 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
			MIN	TYP	MAX			
t_{PLH}	A or B	B or A	1.6	3.3	4.4	1.6	5	ns
t_{PHL}			1.6	4.1	5.1	1.6	6	
t_{PLH}	\overline{LEBA} or \overline{LEAB}	A or B	1.6	3.9	5.1	1.6	6.2	ns
t_{PHL}			1.6	4.4	5.4	1.6	6.3	
t_{PZH}	\overline{OEBA} or \overline{OEAB}	A or B	1.4	3.1	4.1	1.4	5	ns
t_{PZL}			2	3.9	4.9	2	5.7	
t_{PHZ}	\overline{OEBA} or \overline{OEAB}	A or B	2.5	4.2	5.8	2.5	6.7	ns
t_{PLZ}			2.5	4.8	6.1	2.5	7	
t_{PZH}	\overline{CEBA} or \overline{CEAB}	A or B	1.4	3.4	4.4	1.4	5.4	ns
t_{PZL}			2	4.1	5.2	2	6.1	
t_{PHZ}	\overline{CEBA} or \overline{CEAB}	A or B	3.2	4.7	6.1	3.2	7	ns
t_{PLZ}			2.5	5	6.7	2.5	7.3	


SN74ABT543A

OCTAL REGISTERED TRANSCEIVER

WITH 3-STATE OUTPUTS


SCBS464A – JUNE 1992 – REVISED JUNE 1994

PARAMETER MEASUREMENT INFORMATION




TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	7 V
t_{PHZ}/t_{PZH}	Open


LOAD CIRCUIT FOR OUTPUTS




VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES:
- C_L includes probe and jig capacitance.
 - All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.