

SN54HC299, SN74HC299 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS WITH DIRECT CLEAR AND 3-STATE OUTPUTS

D2684, DECEMBER 1982—REVISED SEPTEMBER 1987

- Multiplexed I/O Ports Provide Improved Bit Density
- Four Modes of Operation: Hold (Store), Shift Right, Shift Left, and Load Data
- High Current 3-State Outputs Drive Bus Lines Directly or Up to 15 LSTTL Loads
- Can Be Cascaded for N-Bit Word Lengths
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description


These eight-bit universal registers feature multiplexed I/O ports to achieve full eight-bit handling in a single 20-pin package. 'HC299 applications are as stacked or push-down registers, buffer storage, and accumulator registers.

Two function-select inputs and two output control inputs can be used to choose the modes of operation listed in the function table.


Synchronous parallel loading is accomplished by taking both function-select lines, S0 and S1, high. This places the three-state outputs in a high-impedance state, which permits data that is applied on the I/O ports to be clocked into the register. Reading out of this register can be accomplished while the outputs are enabled in any mode. A direct overriding input is provided to clear the register whether the outputs are enabled or off. Taking either of the output controls, $\bar{G}1$ or $\bar{G}2$, high disables the outputs but does not affect the shifting or storage of data.

The SN54HC299 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74HC299 is characterized for operation from -40°C to 85°C .


SN54HC299 . . . J PACKAGE
SN74HC299 . . . DW OR N PACKAGE
(TOP VIEW)



SN54HC299 . . . FK PACKAGE
(TOP VIEW)



logic symbol†



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.


TEXAS
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1982, Texas Instruments Incorporated

SN54HC299, SN74HC299
8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS
WITH DIRECT CLEAR AND 3-STATE OUTPUTS

logic diagram (positive logic)



2

HCMOS Devices

SN54HC299, SN74HC299
8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS
WITH DIRECT CLEAR AND 3-STATE OUTPUTS

FUNCTION TABLE

	INPUTS							INPUTS/OUTPUTS								OUTPUTS		
MODE	CLEAR	FUNCTION SELECT		OUTPUT CONTROL		CLOCK	SERIAL		A/Q _A	B/Q _B	C/Q _C	D/Q _D	E/Q _E	F/Q _F	G/Q _G	H/Q _H	Q _A '	Q _H '
		S1	S0	$\overline{G}1^\dagger$	$\overline{G}2^\dagger$		SL	SR										
Clear	L	X	L	L	L	X	X	X	L	L	L	L	L	L	L	L	L	L
	L	L	X	L	L	X	X	X	L	L	L	L	L	L	L	L	L	L
	L	H	H	X	X	X	X	X	X	X	X	X	X	X	X	X	L	L
Hold	H	L	L	L	L	X	X	X	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}	Q _{E0}	Q _{F0}	Q _{G0}	Q _{H0}	Q _{A0}	Q _{H0}
	H	X	X	L	L	L	X	X	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}	Q _{E0}	Q _{F0}	Q _{G0}	Q _{H0}	Q _{A0}	Q _{H0}
Shift Right	H	L	H	L	L	↑	X	H	H	Q _{An}	Q _{Bn}	Q _{Cn}	Q _{Dn}	Q _{En}	Q _{Fn}	Q _{Gn}	H	Q _{Gn}
	H	L	H	L	L	↑	X	L	L	Q _{An}	Q _{Bn}	Q _{Cn}	Q _{Dn}	Q _{En}	Q _{Fn}	Q _{Gn}	L	Q _{Gn}
Shift Left	H	H	L	L	L	↑	H	X	Q _{Bn}	Q _{Cn}	Q _{Dn}	Q _{En}	Q _{Fn}	Q _{Gn}	Q _{Hn}	H	Q _{Bn}	H
	H	H	L	L	L	↑	L	X	Q _{Bn}	Q _{Cn}	Q _{Dn}	Q _{En}	Q _{Fn}	Q _{Gn}	Q _{Hn}	L	Q _{Bn}	L
Load	H	H	H	X	X	↑	X	X	a	b	c	d	e	f	g	h	a	h

†When one or both output controls are high the eight input/output terminals are disabled to the high-impedance state; however, sequential operation or clearing of the register is not affected.

a . . . h = the level of the steady-state input at inputs through H, respectively. These data are loaded into the flip-flops while the flip-flop outputs are isolated from the input/output terminals.

absolute maximum ratings over operating free-air temperature range†

Supply voltage, V_{CC} – 0.5 V to 7 V
Input clamp current, I_{IK} (V_I < 0 or V_I > V_{CC}) ± 20 mA
Output clamp current, I_{OK} (V_O < 0 or V_O > V_{CC}) ± 20 mA
Continuous output current, I_O (V_O = 0 to V_{CC}) ± 35 mA
Continuous current through V_{CC} or GND pins ± 70 mA
Lead temperature 1,6 mm (1/16 in) from case for 60 s: FK or J package 300°C
Lead temperature 1,6 mm (1/16 in) from case for 10 s: DW or N package 260°C
Storage temperature range – 65°C to 150°C

†Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

			SN54HC299			SN74HC299			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage		2	5	6	2	5	6	V
V _{IH}	High-level input voltage	V _{CC} = 2 V	1.5			1.5			V
		V _{CC} = 4.5 V	3.15			3.15			
		V _{CC} = 6 V	4.2			4.2			
V _{IL}	Low-level input voltage	V _{CC} = 2 V	0		0.3	0		0.3	V
		V _{CC} = 4.5 V	0		0.9	0		0.9	
		V _{CC} = 6 V	0		1.2	0		1.2	
V _I	Input voltage		0		V _{CC}	0		V _{CC}	V
V _O	Output voltage		0		V _{CC}	0		V _{CC}	V
t _t	Input transition (rise and fall) times	V _{CC} = 2 V	0		1000	0		1000	ns
		V _{CC} = 4.5 V	0		500	0		500	
		V _{CC} = 6 V	0		400	0		400	
T _A	Operating free-air temperature		– 55		125	– 40		85	°C

2

HC MOS Devices

SN54HC299, SN74HC299 **8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS** **WITH DIRECT CLEAR AND 3-STATE OUTPUTS**

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	T _A = 25°C			SN54HC299		SN74HC299		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V _{OH}	V _I = V _{IH} or V _{IL} , I _{OH} = -20 µA	2 V	1.9	1.998		1.9		1.9		V
		4.5 V	4.4	4.499		4.4		4.4		
		6 V	5.9	5.999		5.9		5.9		
	V _I = V _{IH} or V _{IL} , Q _A ' and Q _H ' I _{OH} = -4 mA A/Q _n thru H/Q _n I _{OH} = -6 mA	4.5 V	3.98	4.30		3.7		3.84		
V _{OL}	V _I = V _{IH} or V _{IL} , I _{OL} = 20 µA	2 V		0.002	0.1		0.1		0.1	V
		4.5 V		0.001	0.1		0.1		0.1	
		6 V		0.001	0.1		0.1		0.1	
	V _I = V _{IH} or V _{IL} , Q _A ' and Q _H ' I _{OL} = 4 mA A/Q _n thru H/Q _n I _{OL} = 6 mA	4.5 V		0.17	0.26		0.4		0.33	
I _I	V _I = V _{CC} or 0	6 V	±0.1	±100		±1000		±1000		nA
		6 V	±0.01	±0.5		±10		±5		µA
I _{OZ} [†]	V _O = V _{CC} or 0, V _I = V _{IH} or V _{IL}	6 V			8		160		80	µA
I _{CC}	V _I = V _{CC} or 0, I _O = 0	6 V								µA
C _i [‡]		2 to 6 V		3	10		10		10	pF

[†]For I/O ports (Q_A through Q_H), the parameter I_I is included in the off-state output current.

[‡]This parameter, C_i, does not apply to transceiver I/O ports.

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

		V _{CC}	T _A = 25°C		SN54HC299		SN74HC299		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	2 V	0	6	0	4.2	0	5	MHz
		4.5 V	0	31	0	21	0	25	
		6 V	0	36	0	25	0	29	
t _w	Pulse duration	2 V	80		120		100		ns
		4.5 V	16		24		20		
		6 V	14		20		17		
t _{su}	S0 or S1	2 V	175		263		219		ns
		4.5 V	35		53		44		
		6 V	30		45		37		
	SL or SR	2 V	100		150		125		ns
		4.5 V	20		30		25		
		6 V	17		26		21		
t _h	Data or CLR inactive	2 V	65		98		81		ns
		4.5 V	13		20		16		
		6 V	11		17		14		
t _h	Select or data	2 V	0		0		0		ns
		4.5 V	0		0		0		
		6 V	0		0		0		

SN54HC299, SN74HC299
8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS
WITH DIRECT CLEAR AND 3-STATE OUTPUTS

switching characteristics over recommended operating free-air temperature range (unless otherwise noted), $C_L = 50$ pF (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC}	T _A = 25°C			SN54HC299		SN74HC299		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}			2 V 4.5 V 6 V	6 31 36			4.2 21 25		5 25 29		MHz
t _{pd}	CLK	Q _A ' or Q _H '	2 V	45	170	285	210	ns			
			4.5 V	16	38	57	48				
			6 V	13	32	48	40				
		Q _A thru Q _H	2 V	42	170	285	210	ns			
			4.5 V	16	38	57	48				
			6 V	12	32	48	40				
t _{en}	\overline{G} 1 or \overline{G} 2	Q _A thru Q _H	2 V	60	160	240	200	ns			
			4.5 V	24	32	48	40				
			6 V	23	27	41	34				
	S0 or S1		2 V	115	300	450	375	ns			
			4.5 V	44	60	90	75				
			6 V	39	51	77	64				
t _{dis}	\overline{G} 1, or \overline{G} 2	Q _A thru Q _H	2 V	60	160	240	200	ns			
			4.5 V	24	32	48	40				
			6 V	23	27	41	34				
	S0 or S1		2 V	115	300	450	375	ns			
			4.5 V	44	60	90	75				
			6 V	39	51	77	64				
t _{PHL}	\overline{CLR}	Q _A ' or Q _H '	2 V	41	210	315	250	ns			
			4.5 V	17	42	63	53				
			6 V	13	36	54	45				
		Q _A thru Q _H	2 V	50	200	315	250	ns			
			4.5 V	17	42	63	53				
			6 V	13	36	54	45				
t _t		Q _A ' or Q _H '	2 V	38	75	110	95	ns			
			4.5 V	8	15	22	19				
			6 V	6	13	19	16				
		Q _A thru Q _H	2 V	38	60	90	75	ns			
			4.5 V	8	12	18	15				
			6 V	6	10	15	13				

C_{pd}	Power dissipation capacitance	No load, $T_A = 25^\circ\text{C}$	100 pF typ
----------	-------------------------------	-----------------------------------	------------

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

2

HC MOS Devices

SN54HC299, SN74HC299 **8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS** **WITH DIRECT CLEAR AND 3-STATE OUTPUTS**

switching characteristics over recommended operating free-air temperature range (unless otherwise noted), $C_L = 150 \text{ pF}$ (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V_{CC}	$T_A = 25^\circ\text{C}$			SN54HC299		SN74HC299		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t_{pd}	CLK	Q_A thru Q_H	2 V		56	230		345		288	ns
			4.5 V		21	46		69		58	
			6 V		16	39		59		49	
t_{en}	$\overline{G}1$ or $\overline{G}2$	Q_A thru Q_H	2 V		94	220		330		275	ns
			4.5 V		38	44		66		55	
			6 V		33	37		56		47	
	S0 or S1	Q_A thru Q_H	2 V		130	450		675		563	ns
			4.5 V		59	90		135		113	
			6 V		49	77		115		96	
t_{PHL}	\overline{CLR}	Q_A thru Q_H	2 V		63	260		390		325	ns
			4.5 V		21	52		78		65	
			6 V		17	44		66		55	
t_t		Q_A thru Q_H	2 V		45	210		315		265	ns
			4.5 V		17	42		63		53	
			6 V		13	36		53		45	

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.