

# SN54AHCT16244, SN74AHCT16244 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCLS334A – MARCH 1996 – REVISED NOVEMBER 1996

- **Members of the Texas Instruments Widebus™ Family**
- **Inputs Are TTL-Voltage Compatible**
- **EPIC™ (Enhanced-Performance Implanted CMOS) Process**
- **Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise**
- **Flow-Through Architecture Optimizes PCB Layout**
- **Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings**


## description

The 'AHCT16244 are 16-bit buffers and line drivers designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. These devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. These devices provide true outputs and symmetrical active-low output-enable ( $\overline{OE}$ ) inputs.

The SN74AHCT16244 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54AHCT16244 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74AHCT16244 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

SN54AHCT16244...WD PACKAGE  
SN74AHCT16244...DGG OR DL PACKAGE  
(TOP VIEW)



FUNCTION TABLE  
(each buffer)

INPUTS		OUTPUT Y
$\overline{OE}$	A	
L	H	H
L	L	L
H	X	Z



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 1996, Texas Instruments Incorporated

PRODUCT PREVIEW

SN54AHCT16244, SN74AHCT16244  
16-BIT BUFFERS/DRIVERS  
WITH 3-STATE OUTPUTS

SCLS334A – MARCH 1996 – REVISED NOVEMBER 1996

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

PRODUCT PREVIEW



logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$	–0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1)	–0.5 V to 7 V
Output voltage range, $V_O$ (see Note 1)	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )	–20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )	–20 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	±25 mA
Continuous current through each $V_{CC}$ or GND	±75 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DGG package	0.85 W
DL package	1.2 W
Storage temperature range, $T_{stg}$	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

# SN54AHCT16244, SN74AHCT16244

## 16-BIT BUFFERS/DRIVERS

### WITH 3-STATE OUTPUTS

SCLS334A – MARCH 1996 – REVISED NOVEMBER 1996

#### recommended operating conditions (see Note 3)

		SN54AHCT16244		SN74AHCT16244		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage	0	5.5	0	5.5	V
$V_O$	Output voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current		–8		–8	mA
$I_{OL}$	Low-level output current		8		8	mA
$\Delta t/\Delta v$	Input transition rise or fall rate		20		20	ns/V
$T_A$	Operating free-air temperature	–55	125	–40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	$V_{CC}$	$T_A = 25^\circ\text{C}$			SN54AHCT16244		SN74AHCT16244		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$V_{OH}$	$I_{OH} = -50\ \mu\text{A}$	4.5 V	4.4	4.5		4.4		4.4		V
	$I_{OH} = -8\ \text{mA}$		3.94			3.8		3.8		
$V_{OL}$	$I_{OL} = 50\ \mu\text{A}$	4.5 V			0.1		0.1		0.1	V
	$I_{OL} = 8\ \text{mA}$				0.36		0.44		0.44	
$I_{OZ}$	$V_O = V_{CC}$ or GND	5.5 V			$\pm 0.25$		$\pm 2.5$		$\pm 2.5$	$\mu\text{A}$
$I_I$	$V_I = V_{CC}$ or GND	5.5 V			$\pm 0.1$		$\pm 1$		$\pm 1$	$\mu\text{A}$
$I_{CC}$	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		40		40	$\mu\text{A}$
$\Delta I_{CC}^\dagger$	One input at 3.4 V, Other inputs at GND or $V_{CC}$	5.5 V			1.35		1.5		1.5	mA
$C_i$	$V_I = V_{CC}$ or GND	5 V		2.5	10				10	pF
$C_o$	$V_O = V_{CC}$ or GND	5 V		3						pF

<sup>†</sup> This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or  $V_{CC}$ .

PRODUCT PREVIEW



# SN54AHCT16244, SN74AHCT16244

## 16-BIT BUFFERS/DRIVERS

### WITH 3-STATE OUTPUTS

SCLS334A – MARCH 1996 – REVISED NOVEMBER 1996

switching characteristics over recommended operating free-air temperature range,  $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			SN54AHCT16244		SN74AHCT16244		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}^*$	A	Y	$C_L = 15\text{ pF}$		5.4	7.4	1	8.5	1	8.5	ns
$t_{PHL}^*$					5.4	7.4	1	8.5	1	8.5	
$t_{PZH}^*$	$\overline{OE}$	Y	$C_L = 15\text{ pF}$		7.7	10.4	1	12	1	12	ns
$t_{PZL}^*$					7.7	10.4	1	12	1	12	
$t_{PHZ}^*$	$\overline{OE}$	Y	$C_L = 15\text{ pF}$		5	9.4	1	10	1	10	ns
$t_{PLZ}^*$					5	9.4	1	10	1	10	
$t_{PLH}$	A	Y	$C_L = 50\text{ pF}$		5.9	8.4	1	9.5	1	9.5	ns
$t_{PHL}$					5.9	8.4	1	9.5	1	9.5	
$t_{PZH}$	$\overline{OE}$	Y	$C_L = 50\text{ pF}$		8.2	11.4	1	13	1	13	ns
$t_{PZL}$					8.2	11.4	1	13	1	13	
$t_{PHZ}$	$\overline{OE}$	Y	$C_L = 50\text{ pF}$		8.8	11.4	1	13	1	13	ns
$t_{PLZ}$					8.8	11.4	1	13	1	13	

\* On products compliant to MIL-PRF-38535, this parameter is ensured but not production tested.

output-skew characteristics,  $C_L = 50\text{ pF}$  (see Note 4)

PARAMETER		V <sub>CC</sub>	SN74AHCT16244				UNIT
			T <sub>A</sub> = 25°C		MIN    MAX		
			MIN	MAX			
t <sub>sk(o)</sub>	Output skew	5 V ± 0.5 V	1		1		ns

NOTE 4: Characteristics are determined during product characterization and ensured by design.

noise characteristics,  $V_{CC} = 5\text{ V}$ ,  $C_L = 50\text{ pF}$ ,  $T_A = 25^\circ\text{C}$  (see Note 5)

PARAMETER		SN74AHCT16244			UNIT
		MIN	TYP	MAX	
$V_{OL(P)}$	Quiet output, maximum dynamic $V_{OL}$		0.7		V
$V_{OL(V)}$	Quiet output, minimum dynamic $V_{OL}$		-0.7		V
$V_{OH(V)}$	Quiet output, minimum dynamic $V_{OH}$		4.1		V
$V_{IH(D)}$	High-level dynamic input voltage		2		V
$V_{IL(D)}$	Low-level dynamic input voltage			0.8	V

NOTE 5: Characteristics are determined during product characterization and ensured by design for surface-mount packages only.

operating characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TYP	UNIT
$C_{pd}$ Power dissipation capacitance	No load, $f = 1\text{ MHz}$	8.2	pF


PRODUCT PREVIEW



SN54AHCT16244, SN74AHCT16244  
 16-BIT BUFFERS/DRIVERS  
 WITH 3-STATE OUTPUTS

SCLS334A – MARCH 1996 – REVISED NOVEMBER 1996

PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_L$  includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 1\text{ MHz}$ ,  $Z_O = 50\ \Omega$ ,  $t_r = 3\text{ ns}$ ,  $t_f = 3\text{ ns}$ .
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

## **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

**TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.**

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.