

# SN54AS286, SN74AS286 9-BIT PARITY GENERATORS/CHECKERS WITH BUS-DRIVER PARITY I/O PORT

SDAS050B – DECEMBER 1983 – REVISED DECEMBER 1994

- Generate Either Odd or Even Parity for Nine Data Lines
- Cascadable for n-Bit Parity
- Direct Bus Connection for Parity Generation or Checking by Using the Parity I/O Port
- Glitch-Free Bus During Power Up/Down
- Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

## description


The SN54AS286 and SN74AS286 universal 9-bit parity generators/checkers feature a local output for parity checking and a 48-mA bus-driving parity input/output (I/O) port for parity generation/checking. The word-length capability is easily expanded by cascading.

The transmit ( $\overline{\text{XMIT}}$ ) control input is implemented specifically to accommodate cascading. When  $\overline{\text{XMIT}}$  is low, the parity tree is disabled and PARITY ERROR remains at a high logic level regardless of the input levels. When  $\overline{\text{XMIT}}$  is high, the parity tree is enabled. PARITY ERROR indicates a parity error when either an even number of inputs (A–I) are high and PARITY I/O is forced to a low logic level, or when an odd number of inputs are high and PARITY I/O is forced to a high logic level.


The I/O control circuitry was designed so that the I/O port remains in the high-impedance state during power up or power down to prevent bus glitches.

The SN54AS286 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74AS286 is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

SN54AS286 . . . J PACKAGE  
SN74AS286 . . . D OR N PACKAGE  
(TOP VIEW)



SN54AS286 . . . FK PACKAGE  
(TOP VIEW)



NC – No internal connection

FUNCTION TABLE

NUMBER OF INPUTS (A–I) THAT ARE HIGH	$\overline{\text{XMIT}}$	PARITY I/O	PARITY ERROR
0, 2, 4, 6, 8	L	H	H
1, 3, 5, 7, 9	L	L	H
0, 2, 4, 6, 8	h	h	H
	l	l	L
1, 3, 5, 7, 9	h	h	L
	l	l	H

h = high input level  
H = high output level

l = low input level  
L = low output level


# SN54AS286, SN74AS286

## 9-BIT PARITY GENERATORS/CHECKERS

### WITH BUS-DRIVER PARITY I/O PORT


SDAS050B – DECEMBER 1983 – REVISED DECEMBER 1994

#### logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
Pin numbers shown are for the D, J, and N packages.

#### logic diagram (positive logic)



Pin numbers shown are for the D, J, and N packages.

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage, $V_{CC}$	7 V
Input voltage, $V_I$	7 V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range, $T_A$ : SN54AS286	–55°C to 125°C
SN74AS286	0°C to 70°C
Storage temperature range	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

**recommended operating conditions**

			SN54AS286			SN74AS286			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
V <sub>CC</sub>	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
V <sub>IH</sub>	High-level input voltage		2			2			V
V <sub>IL</sub>	Low-level input voltage		0.8			0.8			V
I <sub>OH</sub>	High-level output current	PARITY ERROR	−2			−2			mA
		PARITY I/O	−12			−15			
I <sub>OL</sub>	Low-level output current	PARITY ERROR	20			20			mA
		PARITY I/O	32			48			
T <sub>A</sub>	Operating free-air temperature		−55		125	0		70	°C

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER		TEST CONDITIONS		SN54AS286			SN74AS286			UNIT
				MIN	TYP‡	MAX	MIN	TYP‡	MAX	
V <sub>IK</sub>		V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = –18 mA		–1.2			–1.2			V
V <sub>OH</sub>	All outputs	V <sub>CC</sub> = 4.5 V to 5.5 V, I <sub>OH</sub> = –2 mA		V <sub>CC</sub> – 2			V <sub>CC</sub> – 2			V
	PARITY I/O	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = –3 mA	2.4	2.9	2.4	3			
			I <sub>OH</sub> = –12 mA	2.4						
			I <sub>OH</sub> = –15 mA				2.4			
V <sub>OL</sub>	PARITY ERROR	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 20 mA	0.35	0.5	0.35	0.5	V		
	PARITY I/O		I <sub>OL</sub> = 32 mA	0.5						
			I <sub>OL</sub> = 48 mA	0.5						
I <sub>I</sub>	PARITY I/O	V <sub>CC</sub> = 5.5 V	V <sub>I</sub> = 5.5 V	0.1			0.1		mA	
	All other inputs		V <sub>I</sub> = 7 V	0.1			0.1			
I <sub>IH</sub>	PARITY I/O§	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 2.7 V	50			50			µA	
	All other inputs		20			20				
I <sub>IL</sub>	PARITY I/O§	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 2.7 V	–0.5			–0.5			mA	
	All other inputs		–0.5			–0.5				
I <sub>O</sub> †		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.25 V	–30	–112		–30	–112		mA	
I <sub>CC</sub>	Transmit	V <sub>CC</sub> = 5.5 V	30		43	30		43	mA	
	Receive		35		50	35		50		

‡ All typical values are at  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

§ For I/O ports, the parameters  $I_{IH}$  and  $I_{IL}$  include the off-state output current.

¶ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current,  $I_{OS}$ .

# SN54AS286, SN74AS286

## 9-BIT PARITY GENERATORS/CHECKERS

### WITH BUS-DRIVER PARITY I/O PORT

SDAS050B – DECEMBER 1983 – REVISED DECEMBER 1994


#### switching characteristics (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 4.5 V to 5.5 V, C <sub>L</sub> = 50 pF, R <sub>1</sub> = 500 Ω, R <sub>2</sub> = 500 Ω, T <sub>A</sub> = MIN to MAX†				UNIT
			SN54AS286		SN74AS286		
			MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	Any A – I	PARITY I/O	3	17	3	15	ns
t <sub>PHL</sub>			3	15	3	14	
t <sub>PLH</sub>	Any A – I	PARITY ERROR	3	20	3	16.5	ns
t <sub>PHL</sub>			3	18	3	16.5	
t <sub>PLH</sub>	PARITY I/O	PARITY ERROR	3	10	3	9	ns
t <sub>PHL</sub>			3	10	3	9	
t <sub>PZH</sub>	$\overline{\text{XMIT}}$	PARITY I/O	3	14	3	13	ns
t <sub>PZL</sub>			3	17	3	16	
t <sub>PHZ</sub>	$\overline{\text{XMIT}}$	PARITY I/O	3	13	3	11.5	ns
t <sub>PLZ</sub>			3	11	3	10	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

## APPLICATION INFORMATION

Figure 1 shows a 32-bit parity generator/checker with output polarity switching, parity-error detection, and parity on every byte.



Pin numbers shown are for the D, J, and N packages.

**Figure 1. 32-Bit Parity Generator/Checker**

# SN54AS286, SN74AS286


## 9-BIT PARITY GENERATORS/CHECKERS

### WITH BUS-DRIVER PARITY I/O PORT

SDAS050B – DECEMBER 1983 – REVISED DECEMBER 1994

## APPLICATION INFORMATION


Figure 2 shows a 90-bit parity generator/checker with  $\overline{\text{XMIT}}$  on the last stage available for use with parity detection.



Pin numbers shown are for the D, J, and N packages.

**Figure 2. 90-Bit Parity Generator/Checker With Parity-Error Detection**

## PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
C. When measuring propagation delay items of 3-state outputs, switch S1 is open.  
D. All input pulses have the following characteristics:  $PRR \leq 1 \text{ MHz}$ ,  $t_r = t_f = 2 \text{ ns}$ , duty cycle = 50%.  
E. The outputs are measured one at a time with one transition per measurement.

**Figure 3. Load Circuits and Voltage Waveforms**

## **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

**TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.**

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.